ADM6318DX49ARJ-RL7 datasheet, PDF

ADM6318DX49ARJ-RL7: Description1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO5, MO-178AA, SOT-23, 5 PIN; CategoryPower/power management The power supply circuit; File Size302KB，16 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric View All

ADM6318DX49ARJ-RL7 Overview

1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO5, MO-178AA, SOT-23, 5 PIN

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ADI
Parts packaging code	SOIC
package instruction	LSSOP, TSOP5/6,.11,37
Contacts	5
Reach Compliance Code	not_compliant
ECCN code	EAR99
Other features	RESET THRESHOLD VOLTAGE IS 4.9V
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code	R-PDSO-G5
JESD-609 code	e0
length	2.9 mm
Number of channels	1
Number of functions	1
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	TSOP5/6,.11,37
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
power supply	1/5.5 V
Certification status	Not Qualified
Maximum seat height	1.45 mm
Maximum supply current (Isup)	0.02 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.95 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.65 mm

Gaoyun GW1NR-9 FPGA uses video frame buffer and the error "in hclk tree must have constraint" appears: The video frame buffer with param IP provides a reference design. The default model in Gowin_VFB_PSRAM_RefDesign is GW2A. When I changed the model to GW1NR-9, the compiler prompted the error "ERROR (P...; littleshrimp Domestic Chip Exchange

High frequency soft switching inverter with excellent comprehensive performance: Abstract: For the first time, a new idea of duty cycle extended high frequency pulse DC link inverter is proposed, and the working principle of the soft switching inverter and the three-state discrete...; zbz0529 Power technology

Issues with chip drive power and load size: [backcolor=white][color=#333333][font="][size=14px]As shown in Figure 1, the user manual of the digital power amplifier chip TPA3106 clearly states that under 25V power supply, it can output 40W power...; shaorc Analog electronics

[NXP Rapid IoT Review] NO1. First experience with NXP Rapid LoT development kit: [i=s]This post was last edited by a media student on 2019-1-1 18:45[/i] [align=center][size=5][color=#9932cc][i][b]NO1[/b].[/i] First experience with NXP Rapid LoT development kit[/color][/size][/alig...; 传媒学子 RF/Wirelessly

[TI recommended course] #TPS65086100: User programming of multi-rail power management IC#: //training.eeworld.com.cn/TI/show/course/5282...; htwdb TI Technology Forum

DAC analog multiplier, DDS (frequency synthesizer), signal generator: DAC analog multiplier, DDS (frequency synthesizer), signal generator1. Can the mixer composed of DAC analog multiplier be the same as DDS (frequency synthesizer) and signal generator? Can it generate ...; QWE4562009 Discrete Device

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components