3404.0113.24 datasheet, PDF - EEWORLD Datasheet

3404.0113.24: Descriptionsurface mount fuses omt 125 750ma T; CategoryCircuit protection Circuit protection; File Size210KB，2 Pages; ManufacturerSCHURTER; Websitehttp://www.schurterinc.com/; Environmental Compliance

Download Datasheet Parametric View All

3404.0113.24 Overview

surface mount fuses omt 125 750ma T

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SCHURTER
package instruction	ROHS COMPLIANT
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	20 weeks 3 days
Other features	RATED BREAKING CAPACITY AT 125 VDC: 100 A
Fusing characteristics	TIME LAG
body width	3.1 mm
body height	2.6 mm
Body length or diameter	7.4 mm
Circuit protection type	ELECTRIC FUSE
JESD-609 code	e3
Joule integral nominal
Installation features	SURFACE MOUNT
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
method of packing	BLISTER TAPE AND REEL
physical size	7.4mm x 3.1mm x 2.6mm
Pre-discharge time - minutes	5 ms
Rated breaking capacity	100 A
Rated current	0.75 A
Rated voltage (AC)	125 V
Rated voltage (DC)	125 V
Guideline	CCC; CSA; UL
surface mount	YES
Terminal surface	Tin (Sn)
Terminal shape	WRAPAROUND
Base Number Matches	1

Tuya Smart Module SDK Development Course Series——0. Course Introduction: Course Catalog Chapter 1: SoC Development Environment Construction Chapter 2: Introduction to Tuya IoT Platform Chapter 3: Quick Start Chapter 4: Burning Authorization Chapter 5: Secondary Development...; 谍纸天眼 RF/Wirelessly

What to do if your laptop battery is "pregnant"? Replace it, of course! (Dell XPS 9350 battery replacement notes): I bought a Dell XPS US official refurbished machine at the end of 2016, and posted a thread at that timeUnconsciously, four years have passed. Because I always use it plugged in, I didn't pay much att...; eric_wang Making friends through disassembly

【Project source code】Implementation of digital recognition based on FPGA: Implementation of digital recognition based on FPGA1 Implementation of digital recognition based on digital feature algorithmWe use an algorithm based on digital features to recognize numbers. We coll...; 小梅哥 Altera SoC

Common PCB Layout Pitfalls: This article lists various design oversights, explores why each mistake leads to circuit failure, and gives suggestions on how to avoid these design flaws. This article takes a two-layer PCB with FR-4...; ohahaha PCB Design

Phase Shifter Design Tutorial: Phase shifters are devices used to adjust transmission phase in a system, they can be fixed phase digital phase shifters or analogue variable types....; JasonYoo MCU

Solution to DSP28335 chip deadlock: A few days ago, I was going to port UCOS II of 28335. As I didn't know much about the function of CSM, 28335 was locked. I would like to thank the great enthusiast 1009109508 and nicholas1233 who repl...; Jacktang Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components