EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVC1G80GM,132

Description
flip flops single D-type
Categorylogic    logic   
File Size368KB,21 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74LVC1G80GM,132 Overview

flip flops single D-type

74LVC1G80GM,132 Parametric

Parameter NameAttribute value
Brand NameNXP Semiconduc
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeSON
package instructionVSON, SOLCC6,.04,20
Contacts6
Manufacturer packaging codeSOT886
Reach Compliance Codecompli
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-N6
JESD-609 codee3
length1.45 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits1
Number of functions1
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityINVERTED
Package body materialPLASTIC/EPOXY
encapsulated codeVSON
Encapsulate equivalent codeSOLCC6,.04,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, VERY THIN PROFILE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
propagation delay (tpd)13 ns
Certification statusNot Qualified
Maximum seat height0.5 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
Trigger typePOSITIVE EDGE
width1 mm
minfmax200 MHz
74LVC1G80
Single D-type flip-flop; positive-edge trigger
Rev. 12 — 2 July 2012
Product data sheet
1. General description
The 74LVC1G80 provides a single positive-edge triggered D-type flip-flop.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition
of the clock pulse. The input pin D must be stable one set-up time prior to the
LOW-to-HIGH clock transition for predictable operation.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
2. Features and benefits
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C.

74LVC1G80GM,132 Related Products

74LVC1G80GM,132 74LVC1G80GF,132 74LVC1G80GV,125 74LVC1G80GS,132
Description flip flops single D-type flip flops flip flop D-type pos-edge 1-elm 6-pin flip flops single D type triger translation - voltage levels 13ns 5.5V 250mw
Brand Name NXP Semiconduc NXP Semiconduc NXP Semiconductor NXP Semiconductor
Is it Rohs certified? conform to conform to conform to conform to
Maker NXP NXP NXP NXP
package instruction VSON, SOLCC6,.04,20 VSON, SOLCC6,.04,14 TSSOP, TSOP5/6,.11,37 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT-1202, SON-6
Manufacturer packaging code SOT886 SOT891 SOT753 SOT1202
Reach Compliance Code compli compli compliant compliant
Parts packaging code SON SON TSOP -
Contacts 6 6 5 -
series LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z -
JESD-30 code R-PDSO-N6 S-PDSO-N6 R-PDSO-G5 -
JESD-609 code e3 e3 e3 -
length 1.45 mm 1 mm 2.9 mm -
Load capacitance (CL) 50 pF 50 pF 50 pF -
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP -
MaximumI(ol) 0.024 A 0.024 A 0.024 A -
Humidity sensitivity level 1 1 1 -
Number of digits 1 1 1 -
Number of functions 1 1 1 -
Number of terminals 6 6 5 -
Maximum operating temperature 125 °C 125 °C 125 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -
Output polarity INVERTED INVERTED INVERTED -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code VSON VSON TSSOP -
Encapsulate equivalent code SOLCC6,.04,20 SOLCC6,.04,14 TSOP5/6,.11,37 -
Package shape RECTANGULAR SQUARE RECTANGULAR -
Package form SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH -
method of packing TAPE AND REEL TAPE AND REEL TAPE AND REEL -
Peak Reflow Temperature (Celsius) 260 260 260 -
power supply 3.3 V 3.3 V 3.3 V -
propagation delay (tpd) 13 ns 13 ns 13 ns -
Certification status Not Qualified Not Qualified Not Qualified -
Maximum seat height 0.5 mm 0.5 mm 1.1 mm -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 1.65 V 1.65 V 1.65 V -
Nominal supply voltage (Vsup) 1.8 V 1.8 V 3.3 V -
surface mount YES YES YES -
technology CMOS CMOS CMOS -
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE -
Terminal surface Tin (Sn) Tin (Sn) Tin (Sn) -
Terminal form NO LEAD NO LEAD GULL WING -
Terminal pitch 0.5 mm 0.35 mm 0.95 mm -
Terminal location DUAL DUAL DUAL -
Maximum time at peak reflow temperature 40 40 30 -
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE -
width 1 mm 1 mm 1.5 mm -
minfmax 200 MHz 200 MHz 200 MHz -

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号