EEWORLDEEWORLDEEWORLD

Part Number

Search

ICM7555ESA+T

Description
timers & support products low-power general purpose timer
CategoryAnalog mixed-signal IC    The signal circuit   
File Size5MB,9 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric Compare View All

ICM7555ESA+T Overview

timers & support products low-power general purpose timer

ICM7555ESA+T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMaxim
Parts packaging codeSOIC
package instructionSO-8
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time6 weeks
Analog Integrated Circuits - Other TypesSQUARE
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Humidity sensitivity level1
Number of functions1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output frequency0.5 GHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply5/15 V
Certification statusNot Qualified
Maximum seat height1.75 mm
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Base Number Matches1
L
AVAILAB
E
ICM7555/7556
Functional Diagrams
Pin Configurations appear at end of data sheet.
Functional Diagrams continued at end of data sheet.
UCSP is a trademark of Maxim Integrated Products, Inc.
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.

ICM7555ESA+T Related Products

ICM7555ESA+T ICM7555MJA/HR ICM7556ISD+T
Description timers & support products low-power general purpose timer timers & support products icm7555mja/HR timers & support products low-power general purpose timer
Is it lead-free? Lead free Contains lead Lead free
Is it Rohs certified? conform to incompatible conform to
Maker Maxim Maxim Maxim
Parts packaging code SOIC DIP SOIC
package instruction SO-8 DIP, DIP8,.3 SO-14
Contacts 8 8 14
Reach Compliance Code compliant _compli compliant
ECCN code EAR99 EAR99 EAR99
Factory Lead Time 6 weeks 18 weeks 6 weeks
Analog Integrated Circuits - Other Types SQUARE SQUARE SQUARE
JESD-30 code R-PDSO-G8 R-GDIP-T8 R-PDSO-G14
JESD-609 code e3 e0 e3
Humidity sensitivity level 1 1 1
Number of functions 1 1 2
Number of terminals 8 8 14
Maximum operating temperature 85 °C 125 °C 85 °C
Minimum operating temperature -40 °C -55 °C -20 °C
Maximum output frequency 0.5 GHz 0.5 GHz 0.5 GHz
Package body material PLASTIC/EPOXY CERAMIC, GLASS-SEALED PLASTIC/EPOXY
encapsulated code SOP DIP SOP
Encapsulate equivalent code SOP8,.25 DIP8,.3 SOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 240 260
power supply 5/15 V 5/15 V 5/15 V
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 5.08 mm 1.75 mm
surface mount YES NO YES
technology CMOS CMOS CMOS
Temperature level INDUSTRIAL MILITARY OTHER
Terminal surface Matte Tin (Sn) Tin/Lead (Sn/Pb) Matte Tin (Sn)
Terminal form GULL WING THROUGH-HOLE GULL WING
Terminal pitch 1.27 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 20 30
width 3.9 mm 7.62 mm 3.9 mm
length 4.9 mm - 8.65 mm
Base Number Matches 1 - 1
Maximum supply voltage (Vsup) - 16 V 18 V
Minimum supply voltage (Vsup) - 3 V 2 V
Nominal supply voltage (Vsup) - 5 V 5 V
Questions about the PIOR register of Renesas MCU R7F0C004
Hi, I recently encountered a problem. When developing a project, the hardware P60 P61 used ordinary io for iic simulation, P32 was used as a 38k pwm output, and P126 was used as another 4MHz pwm outpu...
wdliming Renesas Electronics MCUs
I have a LPV821 chip in my hand, and the teacher asked me to compare the package size
Um, I don’t know what the teacher means. . . . The pads are already drawn, so what can we compare with the actual chip? . . . If we need to compare, how should we compare? Thank you for the comments. ...
asyua TI Technology Forum
Research on FFT Implementation Using FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
The virtual machine Ubuntu system runs C language code and Python code
# The virtual machine Ubuntu system runs C language code and Python code## Ubuntu runs C language### 1. Run the Ubuntu system on the virtual machine and enter the Ubuntu system after entering the pass...
bqgup Innovation Lab
ADC_DAC Basics
ADC_DAC Basics...
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号