S25FL256SAGMFVR10 datasheet, PDF

S25FL256SAGMFVR10: DescriptionFlash, 64MX4, PDSO16, SOIC-16; Categorystorage storage; File Size6MB，147 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

S25FL256SAGMFVR10 Overview

Flash, 64MX4, PDSO16, SOIC-16

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8004808929
package instruction	SOP, SOP16,.4
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	IT ALSO CONFIGURED AS 256M X 1
Spare memory width	2
startup block	BOTTOM
Maximum clock frequency (fCLK)	133 MHz
Data retention time - minimum	20
Durability	100000 Write/Erase Cycles
JESD-30 code	R-PDSO-G16
length	10.3 mm
memory density	268435456 bit
Memory IC Type	FLASH
memory width	4
Number of functions	1
Number of terminals	16
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
organize	64MX4
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
power supply	3/3.3 V
Programming voltage	3 V
Certification status	Not Qualified
Maximum seat height	2.65 mm
Serial bus type	SPI
Maximum standby current	0.0003 A
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
type	NOR TYPE
width	7.5 mm
Maximum write cycle time (tWC)	500 ms
write protect	HARDWARE/SOFTWARE

Weekly highlights: 2018.10.22-10.28: [size=4]Hi, good afternoon everyone~~ It's time for another weekly review. Today's review is a little late~ Please forgive me~~ [b][color=#ff0000]Review of wonderful posts:[/color][/b][/size][size=4][...; okhxyyo Talking

bluenrg-2 cannot connect to other devices directly when it is the host: After successful initialization, the function aci_gap_create_connection is used to connect directly according to the address, but it returns 0x46 BLE_STATUS_NOT_ALLOWED. The connection cannot be succe...; 拱墅区第一渣男小面包 ST - Low Power RF

Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control: Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...; nmg stm32/stm8

FPGA embedded system design.part1.rar: FPGA embedded system design.part1.rar...; zxopenljx EE_FPGA Learning Park

Patents are born from innovation: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] People often breed fish and shrimps, which often die in large numbers due to water pollution. Even the fish tanks at home need t...; lorant Mobile and portable

Playing with Zynq Serial 43——[ex62] Image Laplace Edge Extraction of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components