74FCT162373CTPVCG4 datasheet, PDF

Datasheet> All Categories > logic> logic> 74FCT162373CTPVCG4

74FCT162373CTPVCG4: Description16-Bit Transparent D-Type Latches with 3-State Outputs 48-SSOP -40 to 85; Categorylogic logic; File Size695KB，14 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

74FCT162373CTPVCG4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74FCT162373CTPVCG4	-	-	View	Buy Now

74FCT162373CTPVCG4 Overview

16-Bit Transparent D-Type Latches with 3-State Outputs 48-SSOP -40 to 85

74FCT162373CTPVCG4 Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SSOP
package instruction	SSOP, SSOP48,.4
Contacts	48
Reach Compliance Code	compliant
series	FCT
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	15.875 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE WITH SERIES RESISTOR
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP48,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Prop。Delay @ Nom-Sup	4.2 ns
propagation delay (tpd)	5.5 ns
Certification status	Not Qualified
Maximum seat height	2.79 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.49 mm
Base Number Matches	1

74FCT162373CTPVCG4 Related Products

	74FCT162373CTPVCG4	74FCT16373ATPVCG4	FCT162373CTPACTG4	CY74FCT16373CTVRE4	CY74FCT16373CTVR	CY74FCT16373CTVRG4	74FCT16373ATPACTG4	FCT162373CTPACTE4
Description	16-Bit Transparent D-Type Latches with 3-State Outputs 48-SSOP -40 to 85	16-Bit Transparent D-Type Latches with 3-State Outputs 48-SSOP -40 to 85	Latches 16B Transp D-Type Latches	Latches 16B Transp D-Type Latches	Latches 16B Transp D-Type Latches	Latches 16B Transp D-Type Latches	16-Bit Transparent D-Type Latches with 3-State Outputs 48-TSSOP -40 to 85	Latches 16B Transp D-Type Latches
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	SSOP	SSOP	TSSOP	SOIC	SOIC	SOIC	TSSOP	TSSOP
package instruction	SSOP, SSOP48,.4	SSOP, SSOP48,.4	TSSOP, TSSOP48,.3,20	TSSOP, TSSOP48,.25,16	TSSOP, TSSOP48,.25,16	TSSOP, TSSOP48,.25,16	TSSOP, TSSOP48,.3,20	0.240 INCH, 0.50 MM PITCH, PLASTIC, TSSOP-48
Contacts	48	48	48	48	48	48	48	48
Reach Compliance Code	compliant	compli	unknow	unknow	unknow	unknow	compli	unknow
series	FCT	FCT	FCT	FCT	FCT	FCT	FCT	FCT
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48
JESD-609 code	e4	e4	e4	e4	e4	e4	e4	e4
length	15.875 mm	15.875 mm	12.5 mm	9.7 mm	9.7 mm	9.7 mm	12.5 mm	12.5 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.024 A	0.064 A	0.024 A	0.064 A	0.064 A	0.064 A	0.024 A	0.024 A
Humidity sensitivity level	1	1	1	1	1	1	1	1
Number of digits	8	8	8	8	8	8	8	8
Number of functions	2	2	2	2	2	2	2	2
Number of ports	2	2	2	2	2	2	2	2
Number of terminals	48	48	48	48	48	48	48	48
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE WITH SERIES RESISTOR	3-STATE	3-STATE WITH SERIES RESISTOR	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE WITH SERIES RESISTOR
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Encapsulate equivalent code	SSOP48,.4	SSOP48,.4	TSSOP48,.3,20	TSSOP48,.25,16	TSSOP48,.25,16	TSSOP48,.25,16	TSSOP48,.3,20	TSSOP48,.3,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE	TUBE	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
propagation delay (tpd)	5.5 ns	6.7 ns	5.5 ns	5.5 ns	5.5 ns	5.5 ns	6.7 ns	5.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.79 mm	2.79 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.5 mm	0.4 mm	0.4 mm	0.4 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.49 mm	7.49 mm	6.1 mm	4.4 mm	4.4 mm	4.4 mm	6.1 mm	6.1 mm
Prop。Delay @ Nom-Su	-	5.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	5.2 ns	4.2 ns
Is it lead-free?	-	-	Contains lead	Contains lead	Lead free	Contains lead	-	Contains lead

Recommended Resources

Touch-sensitive music notifier circuit

Digital reverberator circuit

Amplitude modulation circuit using three transistors

6W low frequency integrated amplifier circuit diagram

EPROM password switch

How to select the conversion method in J1939 fault code DTC?: There is a CM in the J1939 fault code that indicates the conversion method of SPN. When this bit is 0, SPN is converted according to Version 4. When this bit is 1, SPN is converted according to Versio...; syn222 Automotive Electronics

【MicroPython Internet of Things】Electronic Edition: [i=s]This post was last edited by dcexpert on 2019-10-2 22:41[/i]MicroPython for the Internet of Things[hide][/hide]...; dcexpert MicroPython Open Source section

Verilog implementation of TEA encryption algorithm: //Encryption algorithm void EncryptTEA(unsigned int *firstChunk, unsigned int *secondChunk, unsigned int* key) 2 { 3 unsigned int y = *firstChunk; 4 unsigned int z = *secondChunk; 5 unsigned int sum =...; 尼克万 FPGA/CPLD

Thank you for having you + all the forum masters: Dear experts, thank you for your resources and schematics. The design ideas have given us great inspiration. We are learning all the way, from a novice to a rookie, and from a rookie to a junior. We c...; JohnMatthrew Talking

Live: EEWorld & Lenovo Industrial Intelligent Development Board Lee SBC Technology Salon (Shenzhen, today 13:00-16:00): Event time: Today 13:00-16:00 {:1_102:}[font=微软雅黑][size=4]Today 13:00-16:00, Lenovo, a leading global smart device manufacturer, will meet with EEWorld Shenzhen netizens on the second floor of WAKEUP ...; nmg Talking

What are isolated digital inputs?: Although isolated digital inputs and digital isolators sound similar, there are actually some significant differences between them. After reading this article, hopefully you will be able to easily tel...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components