EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

RSB6VP27120426

Description
20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK, ROHS COMPLIANT
CategoryThe connector   
File Size530KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

RSB6VP27120426 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK, ROHS COMPLIANT

RSB6VP27120426 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2033254773
package instructionROHS COMPLIANT
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPOLYPROPYLENE, UL 94V-2
Fastening methodSCREW
Manufacturer's serial numberRSB6
Installation typeBOARD
Number of layers1
Rows1
Number of channels27
Rated current20 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
【AT-START-F403A Review】+RTC Test Verification
[i=s]This post was last edited by jinglixixi on 2020-9-29 19:46[/i]I originally planned to configure a display screen for the development board. With a display window, it would be easier to output inf...
jinglixixi Domestic Chip Exchange
【CH579M-R1】Unboxing and setup environment
I received the joy of passing the review over the weekend, and I got this joy on Wednesday, so I’d like to show it off first.The development board is very simple, with only a CH579 chip, an Ethernet p...
yangjiaxu Domestic Chip Exchange
MYZR IMX6 kernel compilation
[b][b]Compile kernel[/b][/b][hr][b][b]Prepare compilation[/b][/b][b]Copy source code package to development host[/b][align=left][color=rgb(37, 37, 37)][font=sans-serif][size=14px]Copy the downloaded “...
明远智睿Lan ARM Technology
Dial design based on lvgl
(1) Main function part : int main(void) {delay_init();LCD_Init();uart_initwBaudRate(115200);TIM_Int_Init(999,71);//tp_dev.init(); //Touch screen initializationlv_init(); //lvgl system initializationlv...
Neil-slice XuanTie RISC-V Activity Zone
The input ends are exactly the same. After passing through the subtractor, the Vout output is not 0, but a sine wave with an amplitude of 2V.
The schematic diagram is as follows. Please help me. The CMP and WaveIN inputs are exactly the same sine wave (I have also checked it with an oscilloscope). After passing through this subtractor, why ...
chen468859 Analog electronics
Image Processing Based on FPGA
...
至芯科技FPGA大牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号