PLL/Frequency Synthesis Circuit,
| Parameter Name | Attribute value |
| Objectid | 4000513869 |
| package instruction | PACKAGE-16 |
| Reach Compliance Code | compliant |
| Analog Integrated Circuits - Other Types | PHASE DETECTOR |
| JESD-30 code | R-PDSO-N16 |
| length | 20.32 mm |
| Number of functions | 1 |
| Number of terminals | 16 |
| Maximum operating temperature | 70 °C |
| Minimum operating temperature | |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | SON |
| Package shape | RECTANGULAR |
| Package form | SMALL OUTLINE |
| Maximum seat height | 4.15 mm |
| Maximum supply voltage (Vsup) | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | YES |
| Temperature level | COMMERCIAL |
| Terminal form | NO LEAD |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| width | 10.16 mm |
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
京公网安备 11010802033920号
EEWORLD