2200FGF6002F3GB datasheet, PDF

2200FGF6002F3GB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.15%, 0.10-5.10V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200FGF6002F3GB Overview

Strain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.15%, 0.10-5.10V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	0.10V
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Output range	0.10-5.10V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/4 NPT
Maximum pressure range	60 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	METAL CABLE GLAND
Base Number Matches	1

Request a free ZVS buck regulator evaluation sample!: PI33/PI34/PI35xx ZVS buck regulators provide board-level designers with maximum power density while providing maximum flexibility for efficient point-of-load DC-DC regulation. The integration of a hig...; eric_wang Integrated technical exchanges

Issues to be paid attention to when calculating parameters of analog electronic circuits: In the process of circuit design, some parameters must be calculated before selecting components, such as resistance, capacitance, oscillation frequency in oscillation circuit; amplification factor, b...; fighting Analog electronics

FPGA back-engineering application example - checking code: [align=center][b][font=宋体][size=6]FPGA reverse deduction method application example - check code[/size][/font][/b][/align][align=left][font=宋体][size=5]For IT-related practitioners, reading other peopl...; njiggih FPGA/CPLD

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

EEWORLD University ---- Microprocessor and Embedded System Design University of Electronic Science and Technology of China: Microprocessor and Embedded System Design University of Electronic Science and Technology of China : https://training.eeworld.com.cn/course/5402...; 木犯001号 MCU

Brushless DC Motor - Part 1: Construction and Working Principle: Brushless DC Motor - Part I: Structure and Working Principles Author: tutut Electrical devices usually have at least one motor for rotating or displacing an object from its initial position. There are...; 电机知多少 Motor Drive Control（Motor Control）

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components