EEWORLDEEWORLDEEWORLD

Part Number

Search

AP18P10AGJ-HF

Description
Fast Switching Characteristic
CategoryDiscrete semiconductor    The transistor   
File Size65KB,5 Pages
ManufacturerAPEC
Environmental Compliance
Download Datasheet Parametric Compare View All

AP18P10AGJ-HF Overview

Fast Switching Characteristic

AP18P10AGJ-HF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAPEC
package instructionIN-LINE, R-PSIP-T3
Reach Compliance Codecompli
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage100 V
Maximum drain current (ID)12 A
Maximum drain-source on-resistance0.14 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JEDEC-95 codeTO-251
JESD-30 codeR-PSIP-T3
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeP-CHANNEL
Maximum pulsed drain current (IDM)48 A
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
AP18P10AGH/J-HF
Halogen-Free Product
Advanced Power
Electronics Corp.
Lower Gate Charge
Simple Drive Requirement
Fast Switching Characteristic
RoHS Compliant & Halogen-Free
G
P-CHANNEL ENHANCEMENT MODE
POWER MOSFET
D
BV
DSS
R
DS(ON)
I
D
-100V
140mΩ
-12A
S
Description
Advanced Power MOSFETs from APEC provide the designer with the
best combination of fast switching, ruggedized device design, low on-
resistance and cost-effectiveness.
The TO-252 package is widely preferred for all commercial-industrial
surface mount applications and suited for low voltage applications such
as DC/DC converters. The through-hole version (AP18P10AGJ) is
available for low-profile applications.
G
D
S
TO-252(H)
G
D
S
TO-251(J)
Absolute Maximum Ratings@T
j
=25
o
C(unless otherwise specified)
Symbol
V
DS
V
GS
I
D
@T
C
=25℃
I
D
@T
C
=100℃
I
DM
P
D
@T
C
=25℃
P
D
@T
A
=25℃
T
STG
T
J
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current, V
GS
@ 10V
Drain Current, V
GS
@ 10V
Pulsed Drain Current
1
Rating
-100
+30
-12
-7.4
-48
39
Units
V
V
A
A
A
W
W
Total Power Dissipation
Total Power Dissipation
3
2
-55 to 150
-55 to 150
Storage Temperature Range
Operating Junction Temperature Range
Thermal Data
Symbol
Rthj-c
Rthj-a
Rthj-a
Parameter
Maximum Thermal Resistance, Junction-case
Maximum Thermal Resistance, Junction-ambient (PCB mount)
3
Value
3.2
62.5
110
Units
℃/W
℃/W
℃/W
1
201501133
Maximum Thermal Resistance, Junction-ambient
Data and specifications subject to change without notice

AP18P10AGJ-HF Related Products

AP18P10AGJ-HF AP18P10AGH-HF
Description Fast Switching Characteristic Fast Switching Characteristic
Is it Rohs certified? conform to conform to
Maker APEC APEC
package instruction IN-LINE, R-PSIP-T3 SMALL OUTLINE, R-PSSO-G2
Reach Compliance Code compli compli
Configuration SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage 100 V 100 V
Maximum drain current (ID) 12 A 12 A
Maximum drain-source on-resistance 0.14 Ω 0.14 Ω
FET technology METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code TO-251 TO-252
JESD-30 code R-PSIP-T3 R-PSSO-G2
Number of components 1 1
Number of terminals 3 2
Operating mode ENHANCEMENT MODE ENHANCEMENT MODE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
Polarity/channel type P-CHANNEL P-CHANNEL
Maximum pulsed drain current (IDM) 48 A 48 A
surface mount NO YES
Terminal form THROUGH-HOLE GULL WING
Terminal location SINGLE SINGLE
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
transistor applications SWITCHING SWITCHING
Transistor component materials SILICON SILICON
Record - Implementing USB virtual serial port on STM32 based on RTT
I will record the process of implementing the USB virtual serial port on the Zhengdian Atom F429 Apollo development board, hoping to help others who want to learn USB.First, I updated the source code ...
Fillmore Embedded System
02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip
02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip...
雷北城 FPGA/CPLD
UCS clock system of MSP430F6638
Five clock sources and three clock signals 【Note】DCOCLKDIV clock is obtained by dividing DCOCLK...
火辣西米秀 Microcontroller MCU
Playing with Zynq Serial 48——[ex67] Vivado FFT and IFFT IP core application examples
1 About Fourier TransformThe Fourier transform is such a magical transform, its basic principles and applications are everywhere in textbooks and on the Internet, so I will not go into details here to...
ove学习使我快乐 FPGA/CPLD
Multifunctional open source custom macro keyboard
[i=s]This post was last edited by qwert1213131 on 2022-10-22 20:21[/i]1. Introduction of the work (100-200 words) Multifunctional open source custom macro keyboardMost macro keyboards on the market re...
qwert1213131 DigiKey Technology Zone
Structure and strategy for solving complex problems with artificial intelligence (6th edition)
"Structures and Strategies for Solving Complex Problems with Artificial Intelligence (Original Book 6th Edition)" is a classic artificial intelligence textbook. It comprehensively expounds the basic t...
arui1999 Download Centre

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号