V826764B24SATG-C0 datasheet, PDF

Datasheet> All Categories > storage> storage> V826764B24SATG-C0

V826764B24SATG-C0: DescriptionDDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200; Categorystorage storage; File Size201KB，14 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric Compare View All

V826764B24SATG-C0 Overview

DDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200

V826764B24SATG-C0 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1125506465
package instruction	DIMM, DIMM200,24
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	0.7 ns
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PDMA-N200
JESD-609 code	e4
memory density	4294967296 bit
Memory IC Type	DDR DRAM MODULE
memory width	64
Number of terminals	200
word count	67108864 words
character code	64000000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX64
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIMM
Encapsulate equivalent code	DIMM200,24
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
Maximum slew rate	2.64 mA
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Gold (Au)
Terminal form	NO LEAD
Terminal pitch	0.6 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

V826764B24SA

512 MB 200-PIN DDR UNBUFFERED SODIMM

64M x 64

Features

■

JEDEC 200 Pin DDR Unbuffered Small-Outline,

Dual In-Line memory module (SODIMM);

67,108,864 x 64 bit organization.

■

Utilizes High Performance 32M x 16 DDR

SDRAM in TSOP-II Packages

■

Single +2.5V (± 0.2V) Power Supply

■

Single +2.6V (± 0.1V) Power Supply for DDR400

■

Programmable CAS Latency, Burst Length, and

Wrap Sequence (Sequential & Interleave)

■

Auto Refresh (CBR) and Self Refresh

■

All Inputs, Outputs are SSTL-2 Compatible

■

8192 Refresh Cycles every 64 ms

■

Serial Presence Detect (SPD)

■

DDR SDRAM Performance

Component Used -6

-7

Module Speed

-75

-8

Description

The V826764B24SA memory module is

organized 67,108,864 x 64 bits in a 200 pin memory

module. The 64M x 64 memory module uses 8

ProMOS 32M x 16 DDR SDRAM. The x64 modules

are ideal for use in high performance computer

systems where increased memory density and fast

access times are required.

Clock Frequency

166

143

133

125

(PC333) (PC266A) (PC266B) (PC200)

200

(max.) Clock Frequency (max.)

(PC400B)

166

(PC333)

Units

MHz

CLK

Clock Access Time

7.5

Clock = 2.5

CAS LatencyCycle Time CAS Latency = 2

Clock Cycle Time CAS Latency = 2.5

Clock Cycle Time CAS Latency = 3

RCD

tRCD parameter

tRP parameter

7.5

V826764B24SA Rev. 1.0 April 2005

V826764B24SATG-C0 Related Products

	V826764B24SATG-C0	V826764B24SAEW-C0	V826764B24SAEW-D3	V826764B24SAEX-C0	V826764B24SAIW-C0	V826764B24SAIZ-C0	V826764B24SAIZ-D3	V826764B24SATL-D3
Description	DDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.65ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.75ns, CMOS, GREEN, SODIMM-200	DDR DRAM Module, 64MX64, 0.7ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.65ns, CMOS, PDMA200	DDR DRAM Module, 64MX64, 0.65ns, CMOS, PDMA200
Objectid	1125506465	1125506457	1125506458	1125506459	1656790126	1125506463	1125506464	1125506468
package instruction	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24	DIMM, DIMM200,24
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum access time	0.7 ns	0.7 ns	0.65 ns	0.7 ns	0.75 ns	0.7 ns	0.65 ns	0.65 ns
Maximum clock frequency (fCLK)	166 MHz	166 MHz	200 MHz	166 MHz	166 MHz	166 MHz	200 MHz	200 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-PDMA-N200	R-PDMA-N200	R-PDMA-N200	R-PDMA-N200	R-XZMA-N200	R-PDMA-N200	R-PDMA-N200	R-PDMA-N200
memory density	4294967296 bit	4294967296 bit	4294967296 bit	4294967296 bit	4294967296 bit	4294967296 bit	4294967296 bit	4294967296 bit
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	64	64	64	64	64	64	64	64
Number of terminals	200	200	200	200	200	200	200	200
word count	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words
character code	64000000	64000000	64000000	64000000	64000000	64000000	64000000	64000000
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	64MX64	64MX64	64MX64	64MX64	64MX64	64MX64	64MX64	64MX64
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM200,24	DIMM200,24	DIMM200,24	DIMM200,24	DIMM200,24	DIMM200,24	DIMM200,24	DIMM200,24
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	2.5 V	2.5 V	2.6 V	2.5 V	2.5 V	2.5 V	2.6 V	2.6 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192	8192	8192
Maximum slew rate	2.64 mA	2.64 mA	2.92 mA	2.64 mA	2.64 mA	2.64 mA	2.92 mA	2.92 mA
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.6 V	2.5 V	2.5 V	2.5 V	2.6 V	2.6 V
surface mount	NO	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	ZIG-ZAG	DUAL	DUAL	DUAL
Is it lead-free?	Contains lead	-	-	-	Lead free	Lead free	Lead free	Contains lead
Is it Rohs certified?	incompatible	-	-	-	conform to	conform to	conform to	incompatible
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED

Recommended Resources

Potential control amplification and tone generation circuit

High performance composite amplifier circuit

Automatic Shutoff Battery Charger Circuit

Simple delay timing circuit

Electron tube common screen pole load type inverter circuit

Goodbye 2018, hello 2019: Say goodbye to 2018 and welcome 2019! I hope everyone will not dwell on the past, start a new journey, and ignite new hope! EEWorld celebrates the New Year with everyone....; okhxyyo Talking

STM32 related altium library files (F0, F1, F2, F3, F4, etc.): This content is originally created by EEWORLD forum user chenzhufly . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source...; chenzhufly stm32/stm8

"Me and Intel SoC FPGA" + ARM hardcore development that is difficult to understand: [i=s]This post was last edited by a media student on 2019-5-12 14:46[/i] [font=微软雅黑][size=4] [/size][/font] [align=center][md]#[size=3][color=#0000ff]“Me and Intel SoC FPGA” + Incomprehensible ARM har...; 传媒学子 FPGA/CPLD

Practical capacitor voltage step-down circuit: The conventional method of converting AC mains power into low-voltage DC is to use a transformer to step down the voltage and then rectify and filter it. When limited by factors such as size and cost,...; 木犯001号 Power technology

Today's award-winning live broadcast: 5G and edge computing development and technology applications: 5G is a key technology that will change the entire technology world. Through the three major application scenarios, 5G has spawned a large number of different applications with significantly different...; EEWORLD社区 RF/Wirelessly

[AT-START-F403A Evaluation] 4. QR code scanning test: [i=s] This post was last edited by lmyyz on 2020-10-12 16:19[/i]Let’s first take a look at the demo program provided by the original manufacturer, the main function: int main(void) {static u8 bartype=...; lmyyz Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components