EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

YY-1650-H10F

Description
Board Connector, 10 Contact(s), 1 Row(s), Female, 0.098 inch Pitch, Crimp Terminal, Plug
CategoryThe connector    The connector   
File Size194KB,4 Pages
ManufacturerYoung Yak Enterprise Co., Ltd.
Download Datasheet Parametric View All

YY-1650-H10F Overview

Board Connector, 10 Contact(s), 1 Row(s), Female, 0.098 inch Pitch, Crimp Terminal, Plug

YY-1650-H10F Parametric

Parameter NameAttribute value
Objectid303973859
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT
body width0.311 inch
subject depth0.728 inch
body length1.126 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contactor designPREASSEM CONN
Contact point genderFEMALE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance1000000000 Ω
insulator materialNYLON
Manufacturer's serial numberYY-1650
Plug contact pitch0.098 inch
Installation typeCABLE
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
polarization keyPOLARIZED HOUSING
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Termination typeCRIMP
Total number of contacts10
Common power symbols and their meanings
Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...
成都亿佰特 Switching Power Supply Study Group
EEWORLD University - Teach you how to learn LittleVGL
Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...
桂花蒸 MCU
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD
5. Common Emitter Amplifier Circuit
1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...
wang27349715 Analog electronics
FPGA Design and Implementation of HDLC Control Protocol.pdf
FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...
zxopenljx EE_FPGA Learning Park
【Silicon Labs Development Kit Review 03】+IO/Uart Usage
[i=s]This post was last edited by jone5 on 2021-7-26 00:34[/i]Uart usageI have not yet analyzed the clock tree in depth, but only used Uart and Io. The usage experience of SimplicityStudio-5 is simila...
jone5 Development Kits Review Area

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号