Ordering Information .................................................................................................................................................................... 2
User Programming Interface ..................................................................................................................................... 18
Start-up output frequency and signaling types ........................................................................................................... 18
Any-frequency function ............................................................................................................................................. 19
C/SPI Control Registers...................................................................................................................................................... 28
9 I
Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW) .................................................... 28
Register Address: 0x01. OE Control, DCO Frequency Control Most Significant Word (MSW) ................................. 29
Register Address: 0x02. DCO PULL RANGE CONTROL ........................................................................................ 29
Register Address: 0x03. Frac-N PLL Feedback Divider Integer Value and Frac-N PLL Feedback Divider Fraction
Value MSW ............................................................................................................................................................... 30
Register Address: 0x05. Forward Divider, Driver Control ......................................................................................... 30
Register Address: 0x06. Driver Divider, Driver Control ............................................................................................. 31
2
C Operation ........................................................................................................................................................................ 32
10 I
I
2
C protocol ............................................................................................................................................................... 32
I
2
C Timing Specification ............................................................................................................................................ 35
I
2
C Device Address Modes ....................................................................................................................................... 36
Dimensions and Patterns ........................................................................................................................................................... 43
Additional Information ................................................................................................................................................................ 44
Revision History ......................................................................................................................................................................... 45
Rev 1.01
Page 3 of 45
www.sitime.com
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
1 Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with
standard output terminations shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Symbol
f
Min.
1
Typ.
–
–
–
–
–
±1
–
–
–
Max.
340
Unit
MHz
Condition
Factory or user programmable, accurate to 6 decimal places
Frequency Range
Frequency Stability
Frequency Stability
F_stab
-10
-20
-25
-50
First Year Aging
F_1y
–
+10
+20
+25
+50
–
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
1
st
-year aging at 25°C
Inclusive of initial tolerance, operating temperature, rated
power supply voltage and load variations.
Temperature Range
Operating Temperature Range
T_use
-20
-40
-40
+70
+85
+105
Supply Voltage
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
3.3
3.0
2.8
2.5
–
–
100
–
–
–
3.63
3.3
3.08
2.75
–
30%
–
V
V
V
V
Extended Commercial
Industrial
Extended Industrial. Available only for I
2
C operation, not SPI.
Input Characteristics – OE Pin
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
VIH
VIL
Z_in
70%
–
–
Vdd
Vdd
kΩ
OE pin
OE pin
OE pin, logic high or logic low
Output Characteristics
Duty Cycle
DC
45
–
–
55
%
Startup and Output Enable/Disable Timing
Start-up Time
Output Enable/Disable Time –
Hardware control via OE pin
Output Enable/Disable Time –
Software control via I
2
C/SPI
T_start
T_oe_hw
3.0
3.8
ms
µs
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin reaches rated VIH and VIL to
the time clock pins reach 90% of swing and high-Z.
See
Figure 9
and
Figure 10
Measured from the time the last byte of command is
transmitted via I
2
C/SPI (reg1) to the time clock pins reach 90%
of swing and high-Z. See
Figure 30
and
Figure 31
T_oe_sw
–
–
6.5
µs
Rev 1.01
Page 4 of 45
www.sitime.com
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Table 2. Electrical Characteristics – LVPECL Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Idd
I_OE
I_leak
I_driver
–
–
–
–
–
–
0.15
–
89
58
–
32
mA
mA
A
mA
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
Output Characteristics
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
VOH
VOL
V_Swing
Tr, Tf
Vdd - 1.1V
Vdd - 1.9V
1.2
–
–
–
1.6
225
Vdd - 0.7V
Vdd - 1.5V
2.0
290
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
–
–
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
–
–
RMS Period Jitter
[3]
Note:
3. Measured according to JESD65B.
T_jitt
–
0.225
0.1
0.225
0.11
1
0.340
0.14
0.340
0.15
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
V
V
V
ps
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
Table 3. Electrical Characteristics – LVDS Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Idd
I_OE
I_leak
–
–
–
–
–
0.15
80
61
–
mA
mA
A
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Output Characteristics
Differential Output Voltage
Delta VOD
Offset Voltage
Delta VOS
Rise/Fall Time
VOD
ΔVOD
VOS
ΔVOS
Tr, Tf
250
–
1.125
–
–
–
–
–
–
400
455
50
1.375
50
470
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
–
–
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
–
–
RMS Period Jitter
[4]
Note:
4. Measured according to JESD65B.
T_jitt
–
0.21
0.1
0.21
0.1
1
0.275
0.12
0.367
0.12
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
mV
mV
V
mV
ps
f = 156.25MHz See
Figure 7
See
Figure 7
See
Figure 7
See
Figure 7
Measured with 2 pF capacitive loading to GND, 20% to 80%,
The Pengfeng FPGA development board contains resources such as keys, LEDs, and RGB_LEDs for verification. Combining the key KEY with the RGB_LED can form a key to control the color of the RGB_LED.
Whe...
Hardware introduction:430 digital IO port:
MSP430F149 and MSP430F169 both have P1-P6, each 8 bits, for a total of 48 IO ports; there are a large number of IO ports available, so the 8-bit parallel dat...
[backcolor=white][color=#000000]The zero offset error is defined as the result obtained when converting a voltage at VREFLO. This fundamental error affects all conversions of the ADC, including full-s...
This live broadcast introduces the features and advantages of C2000's built-in programmable logic module CLB, solutions developed based on CLB to replace FPGA or CPLD, such as PTO frequency division o...
The stepper motor runs in full step mode, and the delay has been tried in the range of 5ms--50ms. Only the sound changes, but the operation does not change.
I have been wondering if there is a problem...
CPU Processor
High-performance signal processor based on TI KeyStone C66x multi-core fixed-point/floating-point DSP TMS320C6678 + Xilinx Kintex-7 FPGA. TI TMS320C6678 integrates 8 C66x cores, each cor...
In recent years, new energy vehicles have developed rapidly in China. Due to its high efficiency, energy saving, low noise, and pollution-free characteristics, it has become a new trend in the develo...[Details]
The exhibition area is over 100,000 square meters, attracting more than 1,800 outstanding domestic and foreign companies to participate on site. More than 400 new product series technology release ev...[Details]
LPC175x, as the cortex-M3 core chip mainly promoted by NXP, is widely used in various industrial control, electronic metering, alarm systems and other fields. Regardless of the application, it is ess...[Details]
Recently, Zhichedepai learned from the Internet that the experimental research group of Professor Wu Changzheng from the School of Chemistry and Materials Science of the University of Science and Tec...[Details]
As an authorized distributor of TE Connectivity, Heilind can provide relevant product services and support to the market. In addition, it also supplies products from many of the world's top manufactu...[Details]
Foreign media reported recently that due to chip shortages, iPhone 13 production will be reduced by tens of millions this year, and the total production capacity will be lower than expected. However,...[Details]
Bare metal code: no scheduling function Code with process concept: has scheduling function What to add when adding a schedule What to add when adding a schedule 1. pick next task The scheduling al...[Details]
According to foreign media reports, Elon Musk revealed in an interview with TED host Chris Anderson that more than 100,000 drivers have participated in Tesla's FSD beta project. Musk also said...[Details]
PART 01
PID control algorithm formula
PART 02
C language program
In fact, you can use code to implement the addition, subtraction, multiplication and division of the alg...[Details]
The principle of digital PID control
Since computers and various microcontroller chips have entered the control field, computers or microcontroller chips have replaced analog PID control circu...[Details]
This is a stereo audio control circuit built around the IC LM1036. This circuit will control the bass/treble level tone, volume and balance between the right and left channels (inputs 1 and 2). You...[Details]
I contacted my instructor two days ago, and he planned to let us learn something about embedded systems. Then I watched the video and got a general understanding of the structure of embedded systems.
...[Details]
After a long period of tinkering, this segment code screen in my hand can finally display numbers according to my requirements. This small digital screen has been in my hands for a long time. I rememb...[Details]
Recently, I was fortunate enough to take over the project left by the previous engineer. The MCU I chose was STM8L151XX, and the development tool I used was IAR. After opening the ancestral code, I r...[Details]
When we program in C language for microcontrollers, we always add a while(1) statement to each program. This statement can act as an infinite loop. The general form of a while statement is:
Wh...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
