CSC10B032001FEK datasheet, PDF

CSC10B032001FEK: DescriptionArray/Network Resistor, Isolated, Metal Glaze/thick Film, 0.4W, 2000ohm, 100V, 1% +/-Tol, -100,100ppm/Cel, 9910,; CategoryPassive components The resistor; File Size392KB，6 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

CSC10B032001FEK Overview

Array/Network Resistor, Isolated, Metal Glaze/thick Film, 0.4W, 2000ohm, 100V, 1% +/-Tol, -100,100ppm/Cel, 9910,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	756179667
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Conformal Coating
JESD-609 code	e3
Lead length	3.3 mm
lead spacing	2.54 mm
Network Type	Isolated
Number of terminals	10
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	7.5 mm
Package length	25.15 mm
Package form	SIP
Package width	2.49 mm
method of packing	Bulk
Rated power dissipation(P)	0.4 W
resistance	2000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	CSC
size code	9910
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	-100,100 ppm/°C
Terminal surface	Matte Tin (Sn)
Tolerance	1%
Operating Voltage	100 V

[Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] MDK development environment test LCD Demo: [Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] MDK development environment test LCD DemoWe first download the official information to test whether the boar...; KING_阿飞 Domestic Chip Exchange

[Environmental Expert's Smart Watch] Part 13: Storing various data in EEPROM: [i=s]This post was last edited by w494143467 on 2021-6-27 15:56[/i]1 Introduction Since it is a watch, it must have the function of storing data. There is an onboard [N24RF64] chip, which can be used ...; w494143467 onsemi and Avnet IoT Innovation Design Competition

Issues to be paid attention to when calculating parameters of analog electronic circuits: In the process of circuit design, some parameters must be calculated before selecting components, such as resistance, capacitance, oscillation frequency in oscillation circuit; amplification factor, b...; fighting Analog electronics

FPGA back-engineering application example - checking code: [align=center][b][font=宋体][size=6]FPGA reverse deduction method application example - check code[/size][/font][/b][/align][align=left][font=宋体][size=5]For IT-related practitioners, reading other peopl...; njiggih FPGA/CPLD

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

Hardware testing method for TI-CC chip: Brief description Forced to do something that is meaningless to the current direction, we can only grab some meaning from it.Based on TI's test software smartRF studio, the hardware needs to reserve V...; 火辣西米秀 Wireless Connectivity

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components