SIT9025AAT12Q30EO25.000625D datasheet, PDF

SIT9025AAT12Q30EO25.000625D: DescriptionLVCMOS Output Clock Oscillator, 25.000625MHz Nom,; CategoryPassive components oscillator; File Size866KB，14 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9025AAT12Q30EO25.000625D Overview

LVCMOS Output Clock Oscillator, 25.000625MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145228573200
Reach Compliance Code	unknown
Other features	OUTPUT ENABLE FUNCTION
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	25.000625 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
Maximum output low current	4 mA
Encapsulate equivalent code	SOLCC4,.1,49
physical size	2.5mm x 2.0mm x 0.75mm
longest rise time	1 ns
Filter level	AEC-Q100
Maximum slew rate	9.5 mA
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

【Silicon Labs Development Kit Review 04】_Simplicity Studio v5 printf redirection: [i=s]This post was last edited by jone5 on 2021-7-30 00:26[/i]The Simplicity Studio v5 integrated development environment further strengthens the design concept of "component-oriented programming". Al...; jone5 Development Kits Review Area

How to choose a wireless router to maximize the transmission rate of WIFI: Here's how to choose a router that's right for your home.　　Before buying, take a look at the basic parameters marked on the general router and analyze them. Other routers can also be analyzed in this ...; 灞波儿奔 Wireless Connectivity

TD-SCDMA test encounters setback: TD-SCDMA test encounters setback 　　During the TD-SCDMA field test, many problems did occur, such as a very high call drop rate and rumors that there might be some physical instability during co-freque...; ehk RF/Wirelessly

Design of interpolation filter based on FPGA: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...; njiggih FPGA/CPLD

【GD32450I-EVAL】+ 01 Unboxing and onboard resource evaluation: [i=s]This post was last edited by DDZZ669 on 2020-9-13 16:53[/i]I received the board from the forum two days ago. Thanks to EEWorld Forum and GigaDevice for providing the board. This article will firs...; DDZZ669 Domestic Chip Exchange

How do I calculate the capacity of the supercapacitor I need?: Today, with the flourishing of energy storage products, supercapacitors (farad-level capacitors) with energy storage characteristics such as ultra-high power, ultra-large current, ultra-wide operating...; BIGCAP Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components