CN1J4KTTD3241F datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> The resistor> CN1J4KTTD3241F

CN1J4KTTD3241F: DescriptionArray/Network Resistor, Isolated, Metal Glaze/thick Film, 0.063W, 3240ohm, 50V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 0612, CHIP, ROHS COMPLIANT; CategoryPassive components The resistor; File Size209KB，2 Pages; ManufacturerKOA Speer; Websitehttp://www.koaspeer.com/; Environmental Compliance

Download Datasheet Parametric View All

CN1J4KTTD3241F Overview

Array/Network Resistor, Isolated, Metal Glaze/thick Film, 0.063W, 3240ohm, 50V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 0612, CHIP, ROHS COMPLIANT

CN1J4KTTD3241F Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1729933321
package instruction	SMT, 0612
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
Component power consumption	0.063 W
The first element resistor	3240 Ω
JESD-609 code	e3
Installation features	SURFACE MOUNT
Network Type	ISOLATED
Number of components	1
Number of functions	4
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	0.5 mm
Package length	3.2 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	1.6 mm
method of packing	TR, PAPER, 7 INCH
Rated power dissipation(P)	0.063 W
Rated temperature	70 °C
Guideline	AEC-Q200
resistance	3240 Ω
Resistor type	ARRAY/NETWORK RESISTOR
size code	0612
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	200 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	1%
Operating Voltage	50 V

Preview

Download Datasheet

View All

NOT RECOMMENDED FOR NEW DESIGN

K/N

convex termination with square corners

resistor array

resistors

features

•

Manufactured to type RK73 standards

Less board space than individual chips

Isolated resistor elements

Convex terminations with square corners (CN_K)

Flat termination with square corners (CN_N)

Products with lead-free terminations meet EU RoHS

requirements. EU RoHS regulation is not intended for

Pb-glass contained in electrode, resistor element and glass.

•

AEC-Q200 Qualified: CN1E4K and CN1J4K only

dimensions and construction

CN1E2K, CN1J2K

Size

Code

Dimensions

inches

(mm)

.006±.004 .010±.004

(0.15±0.1) (0.25±0.1)

.014±.004

.006±.004 .010±.008

(0.35±0.1)

(0.15±0.1) (0.25±0.2)

.013±.004

(0.33±0.1)

—

.007±.002

(0.17±0.05)

.026

(0.67)

.020

(0.5)

0.031

(0.8)

.020

(0.5)

CN1E4K, CN1J4K, CN1F8K, CN1FN8K

1E2K

.039±.004

(0402x2)

(1.0±0.1)

.039±.004

1E4K

.079±.004

(1.0±0.1)

(0402x4)

(2.0±0.1)

1J2K

.063±.006

(0603x2)

(1.6±0.15)

.063±.006

1J4K

.126±.006

(1.6±0.15)

(0603x4)

(3.2±0.15)

1F8K

.149±.004 .063±.004

1FN8K

(3.8±0.1) (1.6±0.1)

(0602x8)

.012±.006 .016±.006 .006±.004

(0.3±0.15) (0.4±0.15) (0.15±0.1)

.024±.006

—

.012±.008 .010±.004 .020±.004

(0.6±0.15)

.012±.004

(0.3±0.2) (0.25±0.1) (0.5±0.1)

.020±.006 .026±.006

(0.3±0.1)

(0.5±0.15) (0.65±0.15)

.012±.004 .012±.004 .018±.004 .012±.004

(0.3±0.1) (0.3±0.1) (0.45±0.1) (0.30±0.1)

—

.006

(0.15)

ordering information

Type

Size

Elements

Terminal

Convex

K: Convex

type with

square

corners

N: Flat type

with square

corners

Termination

Material

T: Sn

(1E, 1J: Other

termination styles may

be available, please

contact factory for

options)

Packaging

TD:

7" paper tape

TDD:

10" paper tape

101

Nominal

Resistance

2 significant

figures + 1

multiplier

for ±5%

3 significant

figures + 1

multiplier

for ±1%

101

Nominal

Resistance

2 significant

figures + 1

multiplier

for ±5%

3 significant

figures + 1

multiplier

for ±1%

Tolerance

F: ±1%

J: ±5%

Type

Size

Marking

Blank:

Marking

N: No

Marking

Elements

Terminal

Convex

K: Convex

type with

square

corners

Termination

Material

T: Sn

(Other termination

styles may be

available, please

contact factory

for options)

Packaging

TD:

7" paper tape

Tolerance

F: ±1%

J: ±5%

For further information on packaging, please refer to Appendix A.

Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.

11/14/17

128

KOA Speer Electronics, Inc.

• 199 Bolivar Drive • Bradford, PA 16701 • USA • 814-362-5536 • Fax: 814-362-8883 • www.koaspeer.com

Recommended Resources

Do you know the possible factors that cause the analog quantity to be interfered with?

Constant temperature measurement circuit

Calendar and clock display interface circuit

Amplified output equivalent circuit

Electric fan gust device

Wireless microphone circuit

DSP---C674x Framework Overview: 1. Overview The overall framework of TMS320C674x DSP (megamodule) includes the following subsystems: C674x floating-point/fixed-point DSP CPU First level program (L1P) memory space controller (excludi...; Aguilera DSP and ARM Processors

Basic buck and buck-boost topology issues: From school to work, I have always known about buck step-down, boost step-up, buck-boost step-up and step-down, and I also know the topology roughly. I didn't study it carefully in school, but I used ...; zhaoyanhao Switching Power Supply Study Group

C++ Qt Design Patterns 2nd Edition (Chinese/English version) + source code: "C++ Qt Design Patterns (2nd Edition)" is a classic course that has been used by Suffolk University in the United States for more than ten years. It uses the cross-platform open source software develo...; arui1999 Download Centre

【Small Home Weather Station】About RSL10 FOTA Upgrade: [i=s]This post was last edited by reayfei on 2021-7-18 23:48[/i]1. Because the program shown in the figure can only be downloaded through FOTA, and not JLINK, you must understand the FOTA method.2. Us...; reayfei onsemi and Avnet IoT Innovation Design Competition

PADS Logic View Operations: Title: PADS Logic View Operations When designing schematics, you often need to zoom in and out on the view. The [Settings] menu of PADS Logic provides basic commands for view operations. You can use t...; 凡亿教育 PCB Design

An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar: An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components