EEWORLDEEWORLDEEWORLD

Part Number

Search

C0805COG500-2R2CN6B

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 11.3636% +Tol, 11.3636% -Tol, C0G, -/+30ppm/Cel TC, 0.0000022uF, 0805,
CategoryPassive components    capacitor   
File Size197KB,14 Pages
ManufacturerVENKEL LTD
Environmental Compliance
Download Datasheet Parametric View All

C0805COG500-2R2CN6B Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 11.3636% +Tol, 11.3636% -Tol, C0G, -/+30ppm/Cel TC, 0.0000022uF, 0805,

C0805COG500-2R2CN6B Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid835730818
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0000022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.397 mm
JESD-609 codee3
length2.032 mm
multi-layerYes
negative tolerance11.3636%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance11.3636%
Rated (DC) voltage (URdc)50 V
series0805 (50V,C0G)
size code0805
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width1.27 mm
Ceramic Chip Capacitors
Multilayer chip capacitors have a low residual inductance, an excellent frequency
response and minimal stray capacitance since there are no leads. These characteristics
enable design to be very close to the theoretical values of the capacitors.
NP0/C0G:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
25°C
50°C
75°C
100°C
125°C
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
-55°C to +125°C
0 ±30PPM/°C
0 ±30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
None
>2.5 times VDCW
1MHz ± 100KHz at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
B,C,D,F,G,J,K
-55°C to +125°C
0 ±15%∆°C MAX.
X7R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 volts: 3.0% MAX.; For 16 volts: 3.5% MAX.;
For 10 volts: 5.0% MAX.; For 6.3 volts: 10% MAX.
For values > 10µF and voltages
10V, the D.F. is 10% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
-55°C to +85°C
0 ±15%∆°C MAX.
X5R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 volts: 3.0% MAX.; For 16 volts: 3.5% MAX.;
For 10 volts: 5.0% MAX.; For 6.3 volts: 10% MAX.
For values > 10µF and voltages
10V, the D.F. is 10% MAX.
>1000 ohms F or 100 G ohms, whichever is less
at 25°C, VDCW. (10,000 ohms at 125°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHZ ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
+10°C to +85°C
+22% - 56%∆°C MAX.
4.0% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 0.5 ± 0.1 Vrms, 25°C
M,Z,P
X7R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
25°C
50°C
75°C
100°C
125°C
X5R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
25°C
50°C
75°C
100°C
125°C
Z5U:
20%
0%
-20%
-40%
-60%
-80%
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
-55°C
-25°C
0°C
25°C
50°C
75°C
100°C
125°C
Y5V:
40%
20%
0%
-20%
-40%
-60%
-80%
-100%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
25°C
50°C
75°C
100°C
125°C
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
-30°C to +85°C
+22% - 82%∆°C MAX.
For 25 volts and 50 volts: 5% MAX.;
For 16 volts: 7% MAX.; For 10 volts: 9% MAX.;
For 6.3 volts: 11% MAX.
For higher Cap values > 10µF, the D.F. is 20% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
7% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms, 25°C
M,Z
*
6
Test parameters for Hi-Caps: X7R, X5R and Y5V
1KHz ± 100Hz at 1.0 ± 0.2 Vrms
10uF (10 V min.)
1KHz ± 100Hz at 0.5 ± 0.1 Vrms
10uF (6.3V max.)
120Hz ± 24Hz at 0.5 ± 0.1 Vrms > 10uF
All components in this section are RoHS compliant per the EU directives and definitions.
Cadence creates a new component
For a component like this, how are the internal inductors and connecting wires added?...
我是三零 Analog electronics
TMS320F28335 SVPWM source program
[size=4]The microcontroller source program is as follows:[/size] [size=4]//****************************************************/[/size] [size=4]//File name: SVPWM.c[/size] [size=4]//Function: Call the...
Aguilera Microcontroller MCU
A professor said that due to the needs of safety and stability, 8-bit microcontrollers are used on satellites. Is this true?
A professor said that due to the needs of safety and stability, 8-bit microcontrollers are used on satellites. Is this true?...
一沙一世 stm32/stm8
Battle of MicroPython Forks
In 2017, due to a serious disagreement over a PR (https://github.com/micropython/micropython/pull/4217), one of the main contributors of micropython, Paul Sokolovsky (github account name pfalcon), was...
dcexpert MicroPython Open Source section
[Project source code] FPGA-based snake transplantation
This program transplants the AC6102 snake to the AC620 for display, TFT screen display, and matrix buttons for control. I encountered some problems during the development process, which was really dis...
小梅哥 Altera SoC
【Perf-V Review】Summary
[i=s]This post was last edited by eew_3sqZMg on 2021-3-16 16:31[/i]It has been more than two months since I got the Pengfeng FPGA development board. During these two months, I gradually became familia...
eew_3sqZMg EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号