7202LA30PB8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 7202LA30PB8

7202LA30PB8: DescriptionFIFO, 1KX9, 30ns, Asynchronous, CMOS, PDIP28; Categorystorage storage; File Size119KB，14 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

7202LA30PB8 Overview

FIFO, 1KX9, 30ns, Asynchronous, CMOS, PDIP28

7202LA30PB8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1124625274
package instruction	DIP, DIP28,.6
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	30 ns
period time	40 ns
JESD-30 code	R-PDIP-T28
JESD-609 code	e0
memory density	9216 bit
Memory IC Type	OTHER FIFO
memory width	9
Humidity sensitivity level	1
Number of functions	1
Number of terminals	28
word count	1024 words
character code	1000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1KX9
Exportable	NO
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum standby current	0.015 A
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30

Preview

Download Datasheet

View All

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

FEATURES:

•

IDT7200L

IDT7201LA

IDT7202LA

•

First-In/First-Out dual-port memory

256 x 9 organization (IDT7200)

512 x 9 organization (IDT7201)

1,024 x 9 organization (IDT7202)

Low power consumption

— Active: 440mW (max.)

—Power-down: 28mW (max.)

Ultra high speed—12ns access time

Asynchronous and simultaneous read and write

Fully expandable by both word depth and/or bit width

Pin and functionally compatible with 720X family

Status Flags: Empty, Half-Full, Full

Auto-retransmit capability

High-performance CEMOS™ technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing #5962-87531, 5962-89666, 5962-89863

and 5962-89536 are listed on this function

Dual versions available in the TSSOP package. For more informa-

tion, see IDT7280/7281/7282 data sheet

IDT7280 = 2 x IDT7200

IDT7281 = 2 x IDT7201

IDT7282 = 2 x IDT7202

Industrial temperature range (–40

C to +85

C) is available

(plastic packages only)

Green parts available, see ordering information

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data

on a first-in/first-out basis. The devices use Full and Empty flags to prevent data

overflow and underflow and expansion logic to allow for unlimited expansion

capability in both word size and depth.

The reads and writes are internally sequential through the use of ring

pointers, with no address information required to load and unload data. Data

is toggled in and out of the devices through the use of the Write (W) and Read

(R) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits

at the user’s option. This feature is especially useful in data communications

applications where it is necessary to use a parity bit for transmission/reception

error checking. It also features a Retransmit (RT) capability that allows for reset

of the read pointer to its initial position when

is pulsed LOW to allow for

retransmission from the beginning of data. A Half-Full Flag is available in the

single device mode and width expansion modes.

These FIFOs are fabricated using IDT’s high-speed CMOS technology.

They are designed for those applications requiring asynchronous and

simultaneous read/writes in multiprocessing and rate buffer applications.

Military grade product is manufactured in compliance with the latest revision of

MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

-D

)

WRITE

CONTROL

WRITE

POINTER

RAM

ARRAY

256 x 9

512 x 9

1,024 x 9

READ

POINTER

READ

CONTROL

THREE-

STATE

BUFFERS

DATA OUTPUTS

-Q

)

RESET

LOGIC

FL/RT

FLAG

LOGIC

EXPANSION

LOGIC

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

XO/HF

2679 drw 01

COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES

APRIL 2006

DSC-2679/11

Recommended Resources

Circuit with double T filter and voltage differential correction

Leakage protection ASIC 54123 circuit

Turn short circuit detector circuit

STR6020 series internal circuit diagram

Piezoresistive differential input transmission circuit

Use two batteries to generate +5V and +12V circuits

[nRF52840 DK Review] +52840 NFC (Part 2): Burn the project in the nRF5_SDK_15.2.0_9412b96\examplesfcecord_text folder to 52840 and read it through NXP's pn532:The data of the NFC block is shown in the red line: Hello World![code]static ret_co...; lehuijie RF/Wirelessly

What domestic chips are needed to DIY a fast-charging chromium iron or an electric chromium iron that works as a laptop power supply?: I usually use the soldering station below to solder things. Sometimes, if I need to work outside, it is not convenient to carry such a large thing, so I will bring a 220V soldering iron. Some of the s...; littleshrimp Domestic Chip Exchange

Bluetooth module communicates with mobile phone: I have done an experiment on Zigbee communication, which requires communication between the Bluetooth module and the mobile phone Bluetooth module to receive RSSI. For a long time, the problem of garb...; Aguilera RF/Wirelessly

The compilation of the program sent by serial communication always fails: module UARTMYSELF (input CLOCK,RESET,output TXD,input iCall,output oDone,input [7:0]iData );parameter B115K2=9'd434;reg[3:0]i;reg[8:0]C1;reg[10:0]D1;reg rTXD;reg isDone;always@(posedge CLOCK or negedg...; 星星brisk FPGA/CPLD

Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers?: RTRT Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers? Now I find that some designs only have clearance below the layer where the crystal osci...; se7ens Analog electronics

[Automatic clock-in walking timing system based on face recognition] Maixbit K210 initialization loading SD card unstable problem: I would like to ask friends who are participating in the competition and use K210, whether they have encountered the following problems: Problem 1: When K210 loads the SD card, it is unstable. Sometim...; alanlan86 DigiKey Technology Zone

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components