XC6212F331MR-G datasheet, PDF - EEWORLD Datasheet

XC6212F331MR-G: DescriptionRegulator, 1 Output, CMOS, PDSO5,; CategoryPower/power management The power supply circuit; File Size1MB，31 Pages; ManufacturerTOREX; Websitehttp://www.torex.co.jp/chinese/; Environmental Compliance

Download Datasheet Parametric View All

XC6212F331MR-G Overview

Regulator, 1 Output, CMOS, PDSO5,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	110381438
package instruction	TSOP, TSOP5/6,.11,37
Reach Compliance Code	compliant
ECCN code	EAR99
Adjustability	FIXED
Nominal dropback voltage 1	0.2 V
Maximum absolute input voltage	12 V
JESD-30 code	R-PDSO-G5
Maximum grid adjustment rate	0.03762%
Maximum load regulation	0.1%
Output times	1
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output current 1	0.3 A
Nominal output voltage 1	3.3 V
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP
Encapsulate equivalent code	TSOP5/6,.11,37
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
method of packing	TR
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Terminal form	GULL WING
Terminal pitch	0.95 mm
Terminal location	DUAL
Maximum voltage tolerance	1%

【GD32F350 Sharing】Simple Pedometer Design: [i=s]This post was last edited by hanyeguxingwo on 2018-9-22 13:57[/i] [align=center][color=#333333][font=Tahoma][b][size=4]Simple pedometer design[/size][/b][/font][/color][/align] [align=left][b][Po...; hanyeguxingwo GD32 MCU

The vivado simulation output waveform signal input is all Z and the output is all X: Source file: `timescale 1ns / 1ps module clk_counter(inputsys_clk,inputrst_n,inputgate,output reg[31:0]clk_cnt,output regcounter_valid);always@(posedge sys_clk or negedge rst_n)beginif(rst_n == 1'b0)b...; 1nnocent EE_FPGA Learning Park

Fix the problem that the MSP430 emulator cannot be used (caused by firmware upgrade): When developing 430 programs, IAR development tools and USB emulators are often used, which greatly facilitates development. However, if the IAR version is incorrect, your USB emulator may become a "b...; 灞波儿奔 Microcontroller MCU

Design of screen self-checking program based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Live FAQ｜Fujitsu FRAM non-encryption algorithm (spectrum) authenticity verification solution: Live broadcast details: Fujitsu FRAM's authenticity verification solution without encryption algorithm (spectrum)Live Topic: Fujitsu FRAM Authenticity Verification Solution without Encryption Algorith...; EEWORLD社区 Security Electronics

Based on STM32F303 dual motor FOC driver: sensorless schematic/BOM/code and other open source sharing: [align=center] [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]music_586[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author...; music_586 stm32/stm8

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components