EEWORLDEEWORLDEEWORLD

Part Number

Search

RM222-060-252-3036

Description
Board Connector, 60 Contact(s), 2 Row(s), Female, Straight, 0.075 inch Pitch, IDC Terminal, Hole .099-.111, Plug
CategoryThe connector    The connector   
File Size201KB,2 Pages
ManufacturerAirBorn
Download Datasheet Parametric View All

RM222-060-252-3036 Overview

Board Connector, 60 Contact(s), 2 Row(s), Female, Straight, 0.075 inch Pitch, IDC Terminal, Hole .099-.111, Plug

RM222-060-252-3036 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1151746246
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresWITH MOUNTING EARS
body width0.2 inch
subject depth0.585 inch
body length3.012 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTin/Lead (Sn/Pb)
Contact point genderFEMALE
Contact materialNOT SPECIFIED
contact modeSTAGGERED
Contact styleRND PIN-SKT
insulator materialTHERMOPLASTIC
JESD-609 codee0
MIL complianceYES
Manufacturer's serial numberRM2
Plug contact pitch0.075 inch
Match contact row spacing0.075 inch
Installation option 1HOLE .099-.111
Installation methodSTRAIGHT
Installation typeCABLE
Number of connectorsONE
PCB row number2
Number of rows loaded2
PCB contact patternSTAGGERED
Plating thickness50u inch
polarization keyDUAL POLARIZED
reliabilityMIL-C-55302
Terminal length0.093 inch
Termination typeIDC
Total number of contacts60
How to encapsulate GPIO into nodes.
[color=#ff0000]A: How can I encapsulate a GPIO into a node of /sys/device/platform/rst. [/color] [color=#000000]B: Does it have to be in this directory /sys/device/platform/? Is there a way to only pu...
明远智睿Lan Industrial Control Electronics
[RVB2601 Creative Application Development] Simulating UART 3 to implement FIFO reception
The hardware serial port has a FIFO function, so the received data will be put into the buffer. Since the GPIO simulation has no buffer, I "copied" a FIFO work myself. fifi.c /**************FIFO Begin...
lugl4313820 XuanTie RISC-V Activity Zone
Please God save the child
Please help me, big guys. I beg you. 1. Based on the principle of the narrow pulse frequency discrimination circuit, design a practical frequency discrimination circuit, in which the monostable trigge...
无意lll Analog electronics
[AT-START-F403A Review] Part 2 F403 waveform output test and maximum frequency test
Clock waveform output test Like STM32 , the PA.8 pin of STM32 has the MCO function , which has a multiplexing function - clock output (MCO) , which can output the internal clock of STM32 through PA.8 ...
常见泽1 Domestic Chip Exchange
EEWORLD University ---- Xilinx Zynq FPGA Video Tutorial
Xilinx Zynq FPGA video tutorial : https://training.eeworld.com.cn/course/4634This tutorial explains FPGA basics, SOC introduction, DMA and VDMA, Linux, HLS image and PCIESuitable for the following app...
老白菜 FPGA/CPLD
[AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluation
[i=s]This post was last edited by uuxz99 on 2020-10-19 11:01[/i][ AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluationThis time, the...
uuxz99 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号