EEWORLDEEWORLDEEWORLD

Part Number

Search

GXO-U109J/BI29.4892MHZ

Description
HCMOS Output Clock Oscillator, 1.8MHz Min, 160MHz Max, 29.4892MHz Nom
CategoryPassive components    oscillator   
File Size61KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

GXO-U109J/BI29.4892MHZ Overview

HCMOS Output Clock Oscillator, 1.8MHz Min, 160MHz Max, 29.4892MHz Nom

GXO-U109J/BI29.4892MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRISTATE ENABLE/DISABLE FUNCTION
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Manufacturer's serial numberGXO-U109
Installation featuresSURFACE MOUNT
Number of terminals4
Maximum operating frequency160 MHz
Minimum operating frequency1.8 MHz
Nominal operating frequency29.4892 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeHCMOS
Output load15 pF
Package body materialCERAMIC
Encapsulate equivalent codeDILCC4,.2,200
physical size7.5mm x 5mm x 1.05mm
power supply2.5 V
Certification statusNot Qualified
longest rise time5 ns
Maximum slew rate10 mA
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Low Voltage SM Oscillator
Specifications
GXO-U109
GXO-U109G: 1.8V supply, E/D
GXO-U109J: 2.5V supply, E/D with power saving
GXO-U109K: 2.8V supply, E/D with power saving
7.50
(max)
Parameters
Frequency range:
5.00
(max)
Variant
G
1.8 ~ 70.0MHz
1.8 ~ 50.0MHz
1.8 ~ 80.0MHz
±100ppm
±50ppm
±25ppm
J
K
Option
Codes
Frequency stability:
ACTUAL SIZE
PAD
CONNECTION
Enable/Disable
Ground
Output
Supply
4
3
2.00
2.20
1
1.80
3.28
TOP VIEW
2
1.80
2.00
B
A
1.05
(max)
5.08
1.40
1
2
1.20
2.60
4
3
1.20
1
2
3
4
Operating temperature range:
-10 to +70°C
-40 to +85°C
Storage temperature range:
-55 to +125°C
Supply voltage (V
DD
):
+1.8V (±5%)
+2.5V (±5%)
+2.8V (±5%)
15
15
10
12
12
20
I
Scale 3:1
Supply current (mA max):
1.8 ~ 32.0MHz
>32.0MHz
Logic levels:
‘0’ level = 20%V
DD
max
‘1’ level = 80%V
DD
min
‘0’ level = 10%V
DD
max
‘1’ level = 90%V
DD
min
10ms max
Features
«
«
«
«
Low voltage and low power consumption
Ceramic package with metal lid
Enable / disable tristate function
Power saving function (J & K variants)
Start up time:
Waveform symmetry:
40:60 max
45:55 max (1.8 ~ 50.0MHz)
40:60 max (>50.0 ~ 80.0MHz)
Driving ability:
15pF HCMOS
3.5ns max
5ns max
Standard Frequencies
Frequencies in MHz
1.84320
2.00000
3.68640
4.00000
5.00000
8.00000
10.00000
12.00000
14.31818
16.00000
18.43200
20.00000
24.00000
24.57600
25.00000
27.00000
29.48920
29.49120
30.00000
32.00000
33.86880
36.86400
40.00000
44.23680
44.73600
48.00000
49.15200
50.00000
64.00000
66.66600
70.00000
Rise / fall time:
Enable / disable function:
Tristate (control via pad 1)
100ns / 100ns
10ms / 150ns
Stand-by current (power-saving):
10µA
Standard.
Optional - Please specify required code(s) when ordering
Other frequencies available. Please consult our sales office.
Ordering Information
Product name + variant + option codes (if any) + frequency
eg:
GXO-U109G 40.0MHz
1.8V, ±100ppm -10+70°C
GXO-U109J/BI 32.0MHz
2.5V, ±50ppm -40+85°C
Option code X (eg GXO-U109K/X) denotes a custom spec.
Available on T&R - 2k pcs per reel.
Refer to our website for T&R and soldering details.
Enable / Disable Function
Input (pad 1)
Open
‘1’ level
‘0’ level
* J & K variants do not operate if pad 1 is open circuit.
Output (pad 3)
Enabled or N/A *
Enabled
High Impedance
Tel:
+44 1460 256 100
30 Aug 2002
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
【Share】F28002x Introduction
Using the third generation technology F28002x new features: The main frequency of the whole series is 100MHz and integrated with trigonometric functions and floating-point calculation unitsSupport fas...
fish001 Microcontroller MCU
Does learning Verilog / FPGA still require training?
I didn't take Verilog courses in college, but some of my classmates took this course. I took the book and took a rough look. Now I am working and preparing to switch to FPGA development in the future....
lingking FPGA/CPLD
EEWORLD University Hall----Understand the mysterious face of uboot
Understand the mysterious face of uboot : https://training.eeworld.com.cn/course/6152The purpose of this course, "Understanding the Mysterious Face of Uboot", is to analyze the entire process of an ex...
抛砖引玉 MCU
BearPi-HM Nano Development Board Review 2 + HelloWorld Download
[i=s]This post was last edited by symic on 2022-4-6 23:57[/i]In the last post, I briefly introduced how to edit and edit programs, but I left a small tail, which was not downloaded to the board. I wil...
symic Linux and Android
How to design PCB to achieve the best EMC effect
The first thing to consider in PCB EMC design is the layer setting; the number of layers of a single board is composed of the power supply, ground layers and signal layers; in the EMC design of the pr...
MartinFowler PCB Design
TMS320C6748 Learning [Timer Learning]
When I was learning about C6748, I found that timers were really difficult. It seemed that they could be cascaded at will.The official document describes the following features:64-bit count-up counter...
Jacktang DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号