EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LF147J/883

Description
QUAD OP-AMP, 5000 uV OFFSET-MAX, 4 MHz BAND WIDTH, CDIP14
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size407KB,13 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

LF147J/883 Overview

QUAD OP-AMP, 5000 uV OFFSET-MAX, 4 MHz BAND WIDTH, CDIP14

LF147J/883 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Code_compli
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum average bias current (IIB)0.0002 µA
Maximum bias current (IIB) at 25C0.0002 µA
Minimum Common Mode Rejection Ratio80 dB
Nominal Common Mode Rejection Ratio80 dB
frequency compensationYES
Maximum input offset current (IIO)0.025 µA
Maximum input offset voltage5000 µV
JESD-30 codeR-GDIP-T14
JESD-609 codee0
length19.304 mm
low-biasYES
low-dissonanceNO
Humidity sensitivity level1
Negative supply voltage upper limit-22 V
Nominal Negative Supply Voltage (Vsup)-20 V
Number of functions4
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingRAIL
Peak Reflow Temperature (Celsius)NOT APPLICABLE
power supply+-15 V
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
minimum slew rate8 V/us
Nominal slew rate13 V/us
Maximum slew rate11 mA
Supply voltage upper limit22 V
Nominal supply voltage (Vsup)20 V
surface mountNO
technologyBIFET
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT APPLICABLE
Nominal Uniform Gain Bandwidth4000 kHz
Minimum voltage gain25000
width7.62 mm

LF147J/883 Related Products

LF147J/883 LF147 LF147J LF347BN LF347M LF347N
Description QUAD OP-AMP, 5000 uV OFFSET-MAX, 4 MHz BAND WIDTH, CDIP14 QUAD OP-AMP, 13000 uV OFFSET-MAX, 4 MHz BAND WIDTH, CDIP14 QUAD OP-AMP, 13000 uV OFFSET-MAX, 4 MHz BAND WIDTH, CDIP14 QUAD OP-AMP, 7000 uV OFFSET-MAX, 4 MHz BAND WIDTH, PDIP14 QUAD OP-AMP, 13000 uV OFFSET-MAX, 4 MHz BAND WIDTH, PDSO14 QUAD OP-AMP, 13000 uV OFFSET-MAX, 4 MHz BAND WIDTH, PDIP14
Amplifier type OPERATIONAL AMPLIFIER Operational Amplifier OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Maximum input offset voltage 5000 µV 13000 mV 8000 µV 7000 µV 13000 µV 13000 µV
Number of functions 4 4 4 4 4 4
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 Cel 125 °C 70 °C 70 °C 70 °C
Temperature level MILITARY MILITARY MILITARY COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form THROUGH-HOLE THROUGH-hole THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE
Terminal location DUAL pair DUAL DUAL DUAL DUAL
Is it Rohs certified? incompatible - incompatible incompatible incompatible incompatible
Maker National Semiconductor(TI ) - National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI )
Parts packaging code DIP - DIP DIP SOIC DIP
package instruction DIP, DIP14,.3 - CERAMIC, DIP-14 PLASTIC, DIP-14 PLASTIC, SOP-14 PLASTIC, DIP-14
Contacts 14 - 14 14 14 14
Reach Compliance Code _compli - _compli _compli _compli _compli
ECCN code EAR99 - EAR99 EAR99 EAR99 EAR99
Architecture VOLTAGE-FEEDBACK - VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK
Maximum average bias current (IIB) 0.0002 µA - 0.05 µA 0.008 µA 0.008 µA 0.008 µA
Maximum bias current (IIB) at 25C 0.0002 µA - 0.0002 µA 0.0002 µA 0.0002 µA 0.0002 µA
Minimum Common Mode Rejection Ratio 80 dB - 80 dB 80 dB 70 dB 70 dB
Nominal Common Mode Rejection Ratio 80 dB - 100 dB 100 dB 100 dB 100 dB
frequency compensation YES - YES YES YES YES
Maximum input offset current (IIO) 0.025 µA - 0.025 µA 0.004 µA 0.004 µA 0.004 µA
JESD-30 code R-GDIP-T14 - R-GDIP-T14 R-PDIP-T14 R-PDSO-G14 R-PDIP-T14
JESD-609 code e0 - e0 e0 e0 e0
length 19.304 mm - 19.304 mm 19.18 mm 8.65 mm 19.18 mm
low-bias YES - YES YES YES YES
low-dissonance NO - NO NO NO NO
Humidity sensitivity level 1 - 1 - 1 1
Negative supply voltage upper limit -22 V - -22 V -18 V -18 V -18 V
Nominal Negative Supply Voltage (Vsup) -20 V - -20 V -15 V -15 V -15 V
Package body material CERAMIC, GLASS-SEALED - CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP - DIP DIP SOP DIP
Encapsulate equivalent code DIP14,.3 - DIP14,.3 DIP14,.3 SOP14,.25 DIP14,.3
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE - IN-LINE IN-LINE SMALL OUTLINE IN-LINE
method of packing RAIL - RAIL RAIL RAIL RAIL
Peak Reflow Temperature (Celsius) NOT APPLICABLE - NOT APPLICABLE 260 235 260
power supply +-15 V - +-15 V +-15 V +-15 V +-15 V
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm - 5.08 mm 5.08 mm 1.75 mm 5.08 mm
minimum slew rate 8 V/us - 8 V/us 8 V/us 8 V/us 8 V/us
Nominal slew rate 13 V/us - 13 V/us 13 V/us 13 V/us 13 V/us
Maximum slew rate 11 mA - 11 mA 11 mA 11 mA 11 mA
Supply voltage upper limit 22 V - 22 V 18 V 18 V 18 V
Nominal supply voltage (Vsup) 20 V - 20 V 15 V 15 V 15 V
surface mount NO - NO NO YES NO
technology BIFET - BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal pitch 2.54 mm - 2.54 mm 2.54 mm 1.27 mm 2.54 mm
Maximum time at peak reflow temperature NOT APPLICABLE - NOT APPLICABLE 40 30 40
Nominal Uniform Gain Bandwidth 4000 kHz - 4000 kHz 4000 kHz 4000 kHz 4000 kHz
Minimum voltage gain 25000 - 25000 25000 15000 15000
width 7.62 mm - 7.62 mm 7.62 mm 3.9 mm 7.62 mm
Prize Survey | How do you purchase or select electronic components?
We are working with an industry player to investigate the status of the electronic components industry in mainland China. Your participation and candid insights will be extremely valuable to this rese...
dancerzj Integrated technical exchanges
How many days off do you have for the Chinese New Year? Who will you go home with? Have you secured your ticket home?
[font=微软雅黑][size=4][font=微软雅黑][size=4] [/size][/font] As the saying goes, “Whether you have money or not, go home for the New Year.” Today is the first day of the Spring Festival travel rush, which me...
eric_wang Talking
51 single chip microcomputer realizes TCP/IP protocol
51 single chip microcomputer realizes TCP/IP protocol...
lorant 51mcu
Analysis of the phenomenon after nmos is broken down
The two NMOS tubes on the primary side of the push-pull boost circuit are broken down. I put the multimeter in the diode position and tested one of the power tubes. I put the red test lead on the D po...
shaorc Analog electronics
Optimizing DSP Power Budget
Multicore DSP implementations require intelligent power management given the plethora of voltage and current requirements for the core, memory, I/O, and other rails. An important performance benchmark...
Jacktang DSP and ARM Processors
I have a question about digital signal processing. I don't need to deal with hardware yet.
Given the required error range in the time domain, how to find the filter with the maximum attenuation in the frequency domain?...
hellomankind FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号