TLE2024ACDW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TLE2024ACDW

TLE2024ACDW: DescriptionExcalibur High-Speed Low-Power Precision Quad Operational Amplifier 16-SOIC; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，77 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

TLE2024ACDW Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TLE2024ACDW	-	-	View	Buy Now

TLE2024ACDW Overview

Excalibur High-Speed Low-Power Precision Quad Operational Amplifier 16-SOIC

TLE2024ACDW Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	SOIC-16
Contacts	16
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.07 µA
Maximum bias current (IIB) at 25C	0.07 µA
Minimum Common Mode Rejection Ratio	100 dB
Nominal Common Mode Rejection Ratio	115 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.006 µA
Maximum input offset voltage	850 µV
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	10.3 mm
low-bias	NO
low-dissonance	YES
micropower	YES
Humidity sensitivity level	1
Negative supply voltage upper limit	-20 V
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	4
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power	NO
power supply	+-2/+-20/4/40 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	2.65 mm
minimum slew rate	0.45 V/us
Nominal slew rate	0.5 V/us
Maximum slew rate	0.3 mA
Supply voltage upper limit	20 V
Nominal supply voltage (Vsup)	15 V
surface mount	YES
technology	BIPOLAR
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	1700 kHz
Minimum voltage gain	300000
broadband	NO
width	7.5 mm
Base Number Matches	1

Recommended Resources

CdS photoresistor as electronic photometric element circuit diagram

LT1111 buck mode circuit diagram

Digital multimeter using voltage regulator circuit diagram

MPX2000 series sensor pressure detection circuit

Static elimination circuit

1850Hz digital integrated circuit oscillator

What benefits can 5G bring? Welcome to leave a message and give points for good posts: [align=center][/align] [align=left][size=4]Huawei was the first in the world to launch 5G solutions, and European countries have already considered introducing Huawei's 5G solutions. China is finally ...; 高进 Talking

GD32L233C-START evaluates the implementation of serial port USART0 printf redirection: 1. Introduction to the onboard serial port of the GD32L233C-START evaluation boardThe specific chip model used in the GD32L233C-START evaluation board is GD32L233CCT6, which supports 2-way UART, full-...; happy_njr GD32 MCU

DSP has a problem with printf function running away in CCS environment: When I used the simulator to connect to DSP C5509A in CCS environment to debug an RTC program, I found that the output window did not output time information regularly. I thought it was a problem with...; fish001 DSP and ARM Processors

USB transformation of ESP32-S2-Saola-1: The native USB port on ESP32-S2-Saola-1 is not connected to the USB, but only to the pin header. Although it can be used every time with Dupont wire, it is easy to have poor contact, so I want to modi...; dcexpert MicroPython Open Source section

Is there any delay when directly connecting FPGA I/O pins?: If I connect any two I/O pins directly without a buffer in between, is there any delay? The delay of connecting one inverter in between and connecting three inverters should be 3 times different. Why ...; book1 FPGA/CPLD

Eat mushrooms and see villains! It's the time of the year again when Yunnan people poison themselves: Because of the COVID-19 pandemic, I believe that everyone hasn't traveled for a long time. I'm sharing an article about eating mushrooms in Yunnan to experience the local customs and practices of diff...; eric_wang Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components