IS61NLF12832EC-6.5B3LI datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NLF12832EC-6.5B3LI

IS61NLF12832EC-6.5B3LI: DescriptionZBT SRAM, 128KX32, 6.5ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, TFBGA-165; Categorystorage storage; File Size2MB，39 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/; Environmental Compliance

Download Datasheet Parametric View All

IS61NLF12832EC-6.5B3LI Overview

ZBT SRAM, 128KX32, 6.5ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, TFBGA-165

IS61NLF12832EC-6.5B3LI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	TBGA, BGA165,11X15,40
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	6.5 ns
I/O type	COMMON
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	4194304 bit
Memory IC Type	ZBT SRAM
memory width	32
Number of functions	1
Number of terminals	165
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX32
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.04 A
Minimum standby current	3.14 V
Maximum slew rate	0.26 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	13 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

MARCH 2014

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin QFP, 165-ball BGA and 119-

ball BGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for BGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. B

03/26/2014

Recommended Resources

Typical laptop power adapter circuit

220V direct device contactor closing circuit

40W fluorescent lamp electronic ballast circuit

Power transformer automatic air cooling circuit diagram

Front-end circuit of PT100

One autotransformer starts three motor circuits

40 Years of Mobile Base Station History: [align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]Since the birth of mobile communication networks in the late 1970s, mobile base stations have been with ma...; btty038 RF/Wirelessly

【RT-Thread Reading Notes】Network Framework: [size=4][md]For embedded network communication, I rarely come into contact with it. This time I studied the last chapter of this book - Network Framework, and now I summarize it as follows. ## TCP/IP ...; jj1989 Embedded System

MSP430 rotary flow meter scanning interface and USB integration: MSP430 MCUs integrate analog and digital peripherals to meet your sensing and monitoring needs. Integrated peripherals include ADC, DAC, op amps, timers, SPI, UART, I2C, USB, and LCD drivers MSP430 Ca...; fish001 Microcontroller MCU

How to open the permission to apply for sample film?: Hometext.account.requestaccessActivate the permission to apply for samples text.accessdenied.authorizationinfo text.unathorized.authorizationinfoline2 TI Sample Policytext.accessdenied.policyline1 Sam...; 路人德子 TI Technology Forum

Key debounce has reached a dead end: I have reached a dead end with key debounce. Please help me.I want to use the timer 10ms interrupt to perform software debounce. Please give me some advice....; cccztw 51mcu

Altium Designer 17 version experience sharing (updated from time to time): [b]I recently got a new job, and just started to use Altium Designer 17. It is quite different from the familiar AD15. It shows that AD is working hard to update. I have made this thread to sort out t...; 通宵敲代码 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components