D-SUB-205AF25SATDBW1 datasheet, PDF

D-SUB-205AF25SATDBW1: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot; Environmental Compliance

Download Datasheet Parametric View All

D-SUB-205AF25SATDBW1 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX-SCREWS
body width	0.492 inch
subject depth	0.492 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	GOLD (5) OVER NICKEL (50)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	WHITE
insulator material	POLYAMIDE
JESD-609 code	e3
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	M2.6
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	5u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	TIN
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

NE555 Internal Structure: Internal structure diagram of 555 timerHD pictures...; dcexpert MicroPython Open Source section

PADS Packaging: I would like to ask, when PADS creates a package, how can I change a large pad into 4 small ones for window opening? For example, the original pad is 4*4mm, and I need to divide it into 4 1.8*1.8mm sq...; Hurricane_csz PCB Design

MSP430 development and programming environment construction: After the school started, I went to the Academic Affairs Office to inquire and found out that if I wanted to change my major in my sophomore year, I would have to repeat a year, which was impossible, ...; 灞波儿奔 Microcontroller MCU

"Playing with the board" + Yu Zhennan's STM32 development board experiment 1: This content was originally created by EEWORLD forum user chenbingjy . If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source.I bought Z...; chenbingjy Special Edition for Assessment Centres

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components