100RA25S-4D2BF-100 datasheet, PDF

100RA25S-4D2BF-100: DescriptionD Type Connector, 25 Contact(s), Female, 0.05 inch Pitch, Crimp Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size215KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

100RA25S-4D2BF-100 Overview

D Type Connector, 25 Contact(s), Female, 0.05 inch Pitch, Crimp Terminal, Locking, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
body width	0.308 inch
subject depth	0.231 inch
body length	1.185 inch
Body/casing type	RECEPTACLE
Contactor design	PREASSEM CONN
Contact to complete cooperation	AU ON NI
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	600VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYPHENYLENE SULPHIDE
Manufacturer's serial number	100
Plug contact pitch	0.05 inch
Match contact row spacing	0.043 inch
Installation option 1	LOCKING
Installation option 2	FLOAT MOUNT
Installation type	CABLE
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Plating thickness	50u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Shell surface	ANODIC
Shell material	ALUMINUM ALLOY
Termination type	CRIMP
Total number of contacts	25
Maximum wire diameter	26 AWG
Minimum wire diameter	26 AWG

How does ATSHA204A implement hardware encryption?: As shown in the figure below, which expert has used ATSHA204A? How does ATSHA204A implement hardware encryption? The data sheet is in English, which is a headache to read and I don’t understand; I can...; yhye2world Analog electronics

[Qinheng RISC-V core CH582] SPI driver ST7735: [Qinheng RISC-V core CH582] I2C lights up the OLED screen - Domestic chip exchange - Electronic Engineering World - Forum (eeworld.com.cn) After I2C driving the OLED screen, today we tested the hardwa...; lugl4313820 Domestic Chip Exchange

stm32 pwm wave control: [i=s]This post was last edited by faraway_99 on 2019-3-16 23:18[/i] As shown in the figure below, it is necessary to refer to the zero crossing point of Iab to control the output of Vg1 and Vg2 PWM wa...; faraway_99 stm32/stm8

Does anyone have experience in applying for "software copyright"? Is there a format for the design description?: Does anyone have experience in applying for "software copyright"? Is there a format for the design description?...; 蓝雨夜 Talking

【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test: [i=s]This post was last edited by DDZZ669 on 2020-9-14 22:23[/i]The previous article conducted an unboxing and evaluation: [GD32450I-EVAL] + 01 Unboxing and onboard resource evaluation . This article ...; DDZZ669 Domestic Chip Exchange

Zynq UltraScale+MPSOC Development Board Feature List: Zynq UltraScale+MPSOC development boardBased on Mir Electronics MYC-CZU3EG core board and development board The Xilinx Zynq UltraScale+ MPSoC series integrates a feature-rich 64-bit quad-core Arm Cort...; blingbling111 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components