MTD56 datasheet, PDF - EEWORLD Datasheet

MTD56: DescriptionTRIPLE LINE RECEIVER, PDSO48; Categorysemiconductor Analog mixed-signal IC; File Size775KB，16 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

MTD56 Overview

TRIPLE LINE RECEIVER, PDSO48

Parameter Name	Attribute value
Number of functions	3
Number of terminals	48
Minimum operating temperature	-10 Cel
Maximum operating temperature	70 Cel
Processing package description	PLASTIC, TSSOP-48
each_compli	Yes
state	NRFND
Interface Type	LINE RECEIVER
Differential output	NO
Input properties	DIFFERENTIAL
Interface standards	EIA-644; TIA-644
jesd_30_code	R-PDSO-G48
jesd_609_code	e0
moisture_sensitivity_level	2
Packaging Materials	PLASTIC/EPOXY
ckage_code	TSSOP
ckage_equivalence_code	TSSOP48,.3,20
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
eak_reflow_temperature__cel_	235
wer_supplies__v_	3.3
qualification_status	COMMERCIAL
eceive_delay_max	0.0 ns
Number of receiver bits	3
seated_height_max	1.1 mm
sub_category	Line Driver or Receivers
Maximum supply voltage	105 mA
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	COMMERCIAL
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	DUAL
ime_peak_reflow_temperature_max__s_	NOT SPECIFIED
length	12.5 mm
width	6.1 mm

	MTD56	DS90CF364AMTD	DS90CF384A	DS90CF384AMTD	DS90CF384ASLC	MTD48	SLC64A
Description	TRIPLE LINE RECEIVER, PDSO48	TRIPLE LINE RECEIVER, PDSO48	TRIPLE LINE RECEIVER, PDSO48	QUAD LINE RECEIVER, PDSO56	TRIPLE LINE RECEIVER, PDSO48	TRIPLE LINE RECEIVER, PDSO48	1500 W, UNIDIRECTIONAL, SILICON, TVS DIODE
Number of functions	3	4	3	4	4	3	-
Number of terminals	48	48	48	56	64	48	-
Minimum operating temperature	-10 Cel	-10 °C	-10 Cel	-10 °C	-10 °C	-10 Cel	-
Maximum operating temperature	70 Cel	70 °C	70 Cel	70 °C	70 °C	70 Cel	-
Input properties	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	-
Interface standards	EIA-644; TIA-644	EIA-644; TIA-644	EIA-644; TIA-644	EIA-644; TIA-644	EIA-644; TIA-644	EIA-644; TIA-644	-
Number of receiver bits	3	3	3	4	4	3	-
Maximum supply voltage	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage	3 V	3 V	3 V	3 V	3 V	3 V	-
surface mount	YES	YES	YES	YES	YES	YES	-
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	BALL	GULL WING	-
Terminal location	DUAL	DUAL	DUAL	DUAL	BOTTOM	DUAL	-
length	12.5 mm	12.5 mm	12.5 mm	14 mm	8 mm	12.5 mm	-
width	6.1 mm	6.1 mm	6.1 mm	6.1 mm	8 mm	6.1 mm	-

I am looking for a book that explains in detail the pronunciation rules of English words, such as the relationship between open syllables, closed syllables, stress and open syllables.: I'm looking for a book that explains the pronunciation rules of English words in detail, such as the relationship between open syllables and closed syllables, stress and open syllables and closed syll...; 深圳小花 MCU

Today's auction: NXP FreeLink+KL27miniBoard: [size=4][color=#ff0000][b]Bidding dynamics: Convert 1200 core coins[/b][/color][/size] [hr][size=4] This event is supported by [url=https://bbs.eeworld.com.cn/thread-511067-1-1.html]EEWORLD Developmen...; okhxyyo Talking

Inductive whistle problem in digital phase-shifted full-bridge circuit, please help: [i=s]This post was last edited by rookie003 on 2020-6-3 09:49[/i]Today, I did an open-loop experiment. The sampling data processing and PID loop calculation were placed in the AD interrupt service fun...; 菜鸟003 Power technology

Tesla Robot Optimus Prime Conference Uncut 4K HD Episode 2: At Tesla’s AI Day conference in 2022, the prototype of Tesla’s humanoid robot Optimus Prime was officially unveiled. What are the technical highlights of the robot?...; zzzy11 Automotive Electronics

FPGA error, added clock timing, and how to solve this error: [color=#000][backcolor=rgb(232, 232, 232)][size=15px]Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty a...; chuzhaonan FPGA/CPLD

[Project source code] FPGA-based Gigabit Ethernet module UDP design example program: 1. Ethernet UDP protocol loopback transmission and reception testThere are two files, one is for ACM8211 to connect to AC620 development board, and the other is for ACM8211 to connect to AC601 minimum...; 小梅哥 Altera SoC

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components