A504217 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> A504217

A504217: DescriptionBarrier Strip Terminal Block, 10A, 1 Row(s), 1 Deck(s); CategoryThe connector; File Size199KB，2 Pages; ManufacturerEaton

Download Datasheet Parametric View All

A504217 Overview

Barrier Strip Terminal Block, 10A, 1 Row(s), 1 Deck(s)

A504217 Parametric

Parameter Name	Attribute value
Maker	Eaton
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-0
Fastening method	SCREW
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	17
Rated current	10 A
Rated voltage	300 V
safety certificate	UL; CSA; CE
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	16 AWG

Preview

Download Datasheet

View All

INDEX

Series A5000 & Series CB5000

Single Row Terminal Blocks

SPECIFICATIONS

Rating:

10A, 300V*

Center Spacing:

.250” (6.35 mm)

Wire Size:

#16-30 AWG CU

Screw Size:

#3-48 zinc plated philslot SEMS screws, wire-

ready standard

Torque Rating:

4 in-lbs. max.

Distance Between Barriers:

.20” (5.08 mm)

Recommended PCB Hole Diameter:

.062” (1.57 mm)

Operating Temperature:

105°C (221°F) max., -40°C

(-40°F) min.

Molded Material:

Black, UL Rated 94VO Thermoplastic

Breakdown Voltage:

1600V rms

Approvals:

UL E62622; CSA LR15364; CE Certified

* Max. rating shown; some options may be rated lower – consult factory.

A50110507

CB50220807

A5000 Series

MOUNTING ENDS

Mount

Overall

Centers

Length

.75

1.00

1.25

1.50

1.75

2.00

2.25

2.50

2.75

3.00

3.25

3.50

3.75

4.00

4.25

4.50

4.75

5.00

5.25

5.50

5.75

6.00

6.25

6.50

6.75

7.00

7.25

1.06

1.31

1.56

1.81

2.06

2.31

2.56

2.81

3.06

3.31

3.56

3.81

4.06

4.31

4.56

4.81

5.06

5.31

5.56

5.81

6.06

6.31

6.56

6.81

7.06

7.31

7.56

BARRIER ENDS

Pole

Overall

Centers

Length

.25

.50

.75

1.00

1.25

1.50

1.75

2.00

2.25

2.50

2.75

3.00

3.25

3.50

3.75

4.00

4.25

4.50

4.75

5.00

5.25

5.50

5.75

6.00

6.25

6.50

6.75

7.00

7.25

.56

.81

1.06

1.31

1.56

1.81

2.06

2.31

2.56

2.81

3.06

3.31

3.56

3.81

4.06

4.31

4.56

4.81

5.06

5.31

5.56

5.81

6.06

6.31

6.56

6.81

7.06

7.31

7.56

.12

(3.0)

dia.

#3-48

scre w

.250

(6.35)

.43

(10.9)

Mount End

Barrier End

Poles

.50

(12.7)

.025

(.64)

Barrier End

.25

(6.35)

Mount End

CB5000 Series

#3-48

scre w

.12

(3.0)

dia.

.250

(6.35)

.50

(12.7)

* Dimensions in inches. To convert to millimeters, multiply by 25.4.

Mount End

Barrier End

.50

(12.7)

.025

(.64)

Mount End

Barrier End

Cooper Bussmann

7300 W. Wilson Ave

Chicago, IL 60656-4708

Fax: 708-867-2211

Phone: 708-867-4600

Website: http://www.busscc.com

Recommended Resources

Basic circuit diagram of improved ZVT PWM converter

Bathroom wet hand drying remote control circuit

Low cost fluorescent lamp electronic ballast circuit

Sine function generator circuit diagram

STK441 power amplifier circuit

Control of car central door lock and starting system

[Hua Diao Experience] 13 Building the PlatformIO IDE development environment for ESP32C3: Visual Studio Code is a lightweight but powerful source code editor that runs on the desktop and is available for Windows, macOS, and Linux. It has built-in support for JavaScript, TypeScript, and Nod...; eagler8 DIY/Open Source Hardware

Learning is polite, sharing is polite! Follow Xiaomei and learn about Intel SoC FPGA!: [font=微软雅黑][size=4]Want to learn Intel SoC FPGA, but don't know how to get started? Encountered a problem in development, no one to help solve it? [/size][/font] [font=微软雅黑][size=4][b]Come here. [/b][...; okhxyyo FPGA/CPLD

Effects of Differential Input Clamping on Operational Amplifiers: An op amp should have approximately zero voltage between its inputs, so these diodes will never be forward biased in a standard op amp circuit... or will they be?Previously, we discussed the effects o...; 灞波儿奔 Analogue and Mixed Signal

High-speed and high-precision motion controller using DSP+FPGADSP+FPGA: Digital signal processors have efficient numerical computing capabilities and can provide a good development environment, while programmable logic devices have highly flexible configurability. This ar...; Aguilera DSP and ARM Processors

About Passive Filtering: Disadvantages of passive filters: poor load capacity, no amplification effect, unsatisfactory characteristics, shallow edges, and mutual influence of various levels. RC Filtering 1. Selection of C val...; fish001 Analogue and Mixed Signal

Add heat dissipation and screen to ART-Pi: [i=s]This post was last edited by Digital Leaf on 2021-10-6 18:25[/i]The evaluation of ART-Pi has ended, and I have been able to keep the board, so I can start tinkering with it without any worries. T...; 数码小叶 Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components