S2512CUZ1R2K30-W datasheet, PDF

S2512CUZ1R2K30-W: DescriptionFixed Resistor, Metal Glaze/thick Film, 1.5W, 1.2ohm, 200V, 10% +/-Tol, 300ppm/Cel, Surface Mount, 2512, CHIP, ROHS COMPLIANT; CategoryPassive components The resistor; File Size123KB，1 Pages; ManufacturerState of the Art Inc.; Environmental Compliance

Download Datasheet Parametric View All

S2512CUZ1R2K30-W Overview

Fixed Resistor, Metal Glaze/thick Film, 1.5W, 1.2ohm, 200V, 10% +/-Tol, 300ppm/Cel, Surface Mount, 2512, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	State of the Art Inc.
package instruction	CHIP, ROHS COMPLIANT
Reach Compliance Code	compli
ECCN code	EAR99
structure	Chi
JESD-609 code	e4
Manufacturer's serial number	S2512
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-65 °C
Package height	0.58 mm
Package length	6.35 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	3.02 mm
method of packing	WAFFLE PACK
Rated power dissipation(P)	1.5 W
Rated temperature	70 °C
resistance	1.2 Ω
Resistor type	FIXED RESISTOR
series	2512(STD)-THICK FILM
size code	2512
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	300 ppm/°C
Terminal surface	Gold (Au) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
Tolerance	10%
Operating Voltage	200 V

Questions about TMS320f28027F SVPWM: SVPWM is generally generated using 7-segment or 5-segment methods, and the location of the synthetic magnetic field needs to be considered. Recently, I was studying TI's C2000-launchpadTMS320f28027F p...; fish001 Microcontroller MCU

Policy Analysis IPTV: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i]Policies will no longer be a hindrance to the development of the IPTV industry 2006-7-18Zheng Qibao, executive vice president of ...; hkn Mobile and portable

FPGA controls TMS320C6678 power-on reset program: module DSP_RST(input clk_25m,　input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal? output ref LRESETNMIENz = 1'b0,//局部复位管脚 output ...; 灞波儿奔 DSP and ARM Processors

FPGA design clean code 3-Signal naming and definition should be clear: [align=left]In design, we constantly name and define directories, source codes, files, functions, variables, parameters, classes, and packages. When a job needs to be done many times, it is enough to ...; guyu_1 FPGA/CPLD

Lee Kun-hee, chairman of South Korea's Samsung, has passed away. How do you evaluate his life?: On October 25, 2020, Samsung Electronics announced that its chairman Lee Kun-hee had passed away due to illness. Since he was hospitalized for a sudden heart attack in 2014, the 70-year-old man has be...; eric_wang Talking

RTT & Renesas high performance CPK-RA6M4 development board review - SPI driven OLED: 1. Hardware 1. OLED pin introduction OLED pin, is 7-pin SPI mode. 1). GND power ground 2). VCC power supply positive (3～5.5V) 3). D0 OLED's D0 pin is the clock pin in SPI and IIC communication 4). D1 ...; 怀揣少年梦 Renesas Electronics MCUs

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components