E62.L95-753G1W datasheet, PDF - EEWORLD Datasheet

E62.L95-753G1W: DescriptionCAPACITOR, METALLIZED FILM, 840V, 75uF, STUD MOUNT; CategoryPassive components capacitor; File Size109KB，5 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

E62.L95-753G1W Overview

CAPACITOR, METALLIZED FILM, 840V, 75uF, STUD MOUNT

Parameter Name	Attribute value
Maker	IXYS
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	75 µF
Capacitor type	FILM CAPACITOR
Installation features	STUD MOUNT
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
positive tolerance	5%
Rated (AC) voltage (URac)	500 V
Rated (DC) voltage (URdc)	840 V
surface mount	NO
Terminal shape	BINDING POST

Protect outdoor cameras from extreme weather with a temperature switch: Outdoor cameras play an important role in security applications, so whether they are located in tropical or arctic climates, or in climates with extreme daily temperature differences, it is necessary ...; alan000345 TI Technology Forum

Linear Regulator (LDO) Experiment Manual: [i=s]This post was last edited by qwqwqw2088 on 2020-2-26 09:15[/i]TI Power Management Experimenter Kit Linear Regulator (LDO) Experiment Manual (Rev. A)TI Power Management Experiment Kit Linear Regul...; qwqwqw2088 Analogue and Mixed Signal

C++ Language Tutorial: The author of this book is the designer and original implementer of the C++ language. The purpose of writing this book is to help experienced programmers quickly understand the modern C++ language. Th...; arui1999 Download Centre

A novel and practical method for equalizing charging of nickel-hydrogen battery packs: It is extremely complicated and even impossible to balance the current of hydrogen-nickel battery packs by voltage detection, and its reliability is also extremely complicated. However, hydrogen-nicke...; zbz0529 Power technology

The problem that the PS side does not close the cache when ZYNQ debugs DDR: The PL side writes data to DDR via AXI-FULL. The PS side cannot see the data changes using the memory monitoring window. However, when the scroll bar is scrolled down, the data updated by the PL side ...; littleshrimp FPGA/CPLD

I would like to ask for an example of the architecture of a general sensor module.: Generally speaking, a sensor microsystem, in theory, includes sensor detection (signal detection), storage, and signal transmission to the next level (preferably wireless transmission). Could you prov...; ApolloH Sensor

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components