EMC326SP16AKS-45LF datasheet, PDF

Datasheet> All Categories > EMC326SP16AKS-45LF

Preview

EMC326SP16AKS-45LF: Description2Mx16 bit CellularRAM AD-MUX; File Size487KB，52 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC326SP16AKS-45LF Overview

2Mx16 bit CellularRAM AD-MUX

Preview

Download Datasheet

View All

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Document Title

2Mx16 bit CellularRAM AD-MUX

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 18,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will

answer to your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Table of Contents

Features..................................................................................................................................................................................

Options...............................................................................................................................................................................

General Description.................................................................................................................................................................

Functional Description.............................................................................................................................................................

Power-Up Initialization........................................................................................................................................................

Bus Operating Modes..............................................................................................................................................................

Asynchronous Mode...........................................................................................................................................................

Burst Mode Operation.........................................................................................................................................................

Mixed-Mode Operation .......................................................................................................................................................

WAIT Operation .................................................................................................................................................................

LB# / UB# Operation...........................................................................................................................................................

Low-Power Operation......... ....................................................................................................................................................

Standby Mode Operation ...................................................................................................................................................

Temperature Compensated Refresh...................................................................................................................................

Partial Array Refresh ..........................................................................................................................................................

Registers.................................................................................................................................................................................

Access Using CRE .............................................................................................................................................................

Software Access ................................................................................................................................................................

Bus Configuration Register.................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .....................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ........................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...........................................................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH...................................................................................................

Initial Access Latency (BCR[14]) Default = Variable.......................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.....................................................................................

Refresh Configuration Register...........................................................................................................................................

Device Identification Register..............................................................................................................................................

Electrical Characteristics.........................................................................................................................................................

Timing Requirements..............................................................................................................................................................

Timing Diagrams.....................................................................................................................................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Functional Block Diagram - 2 Meg x 16 .........................................................................................

Power-Up Initialization Timing ..........................................................................................................

READ Operation ...............................................................................................................................

WRITE Operation .............................................................................................................................

Burst Mode READ (4-word burst)......................................................................................................

Burst Mode WRITE (4-word burst)....................................................................................................

Refresh Collision During Variable-Latency READ Operation ...........................................................

Wired-OR WAIT Configuration .........................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation .........

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ...........

Load Configuration Register .............................................................................................................

Read Configuration Register ............................................................................................................

Bus Configuration Register Definition ...............................................................................................

WAIT Configuration During Burst Operation .....................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ......................................................

Latency Counter (Fixed Latency) .....................................................................................................

Refresh Configuration Register Mapping .........................................................................................

AC Input / Output Reference Waveform ...........................................................................................

AC Output Load Circuit ....................................................................................................................

Initialization Period ..........................................................................................................................

Asynchronous READ .......................................................................................................................

Single-Access Burst READ Operation - Variable Latency ................................................................

4-Word Burst READ Operation - Variable Latency ...........................................................................

Single-Access Burst READ Operation - Fixed Latency ....................................................................

4-Word Burst READ Operation - Fixed Latency ...............................................................................

Burst READ Terminate at End-of-Row (Wrap off) .............................................................................

Burst READ Row Boundary Crossing ..............................................................................................

Asynchronous WRITE .....................................................................................................................

Burst WRITE Operation - Variable Latency Mode ............................................................................

Burst WRITE Operation - Fixed Latency Mode ................................................................................

Burst WRITE Terminate at End-of-Row (Wrap off) ...........................................................................

Burst WRITE Row Boundary Crossing ............................................................................................

Burst WRITE Followed by Burst READ ............................................................................................

Asynchronous WRITE Followed by Burst READ ..............................................................................

Burst READ Followed by Asynchronous WRITE ..............................................................................

Asynchronous WRITE Followed by Asynchronous READ ...............................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Signal Descriptions ...........................................................................................................................................

Bus Operations .................................................................................................................................................

Sequence and Burst Length ..............................................................................................................................

Drive Strength ...................................................................................................................................................

Variable Latency Configuration Codes...............................................................................................................

Fixed Latency Configuration Codes...................................................................................................................

Address Patterns for PAR(RCR[4] =1)...............................................................................................................

Device Identification Register Mapping .............................................................................................................

Absolute Maximum Ratings ...............................................................................................................................

Electrical Characteristics and Operating Conditions .........................................................................................

Capacitance ......................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ............................................................................................

Burst READ Cycle Timing Requirements .........................................................................................................

Asynchronous WRITE Cycle Timing Requirements ..........................................................................................

Burst WRITE Cycle Timing Requirements .........................................................................................................

Initialization Timing Parameters ........................................................................................................................

Recommended Resources

HY-3 music integrated circuit

Control circuit using unijunction transistor

Power WJR bypass type motor soft starter

noise bridge

555 pitching automatic score scoring game machine circuit

car clock circuit

EEWORLD University ---- RT-Thread Studio: RT-Thread Studio : https://training.eeworld.com.cn/course/5638RT-Thread Studio is a one-stop RTT development tool that makes IoT development simple and efficient through an easy-to-use graphical confi...; EE大学堂 MCU

Invite you to make an appointment for TI live broadcast: Analysis of the classic and innovative TI ultrasonic gas flow meter solution + the latest SimpleLink platform wireless products: [align=center][color=Black][b]{:1_107:}In April, let's work with TI to dissect the classic FR6043 ultrasonic gas flow measurement solution[/b][/color][/align][align=center][color=Black][b]and the tech...; EEWORLD社区 TI Technology Forum

Wireless charging solution "XS016 fully integrated MCU + micro IPM architecture": [b] Wireless charging solution "XS016 fully integrated MCU + micro IPM architecture"[/b][color=#464646][backcolor=rgb(188, 211, 229)][font=Verdana, 宋体, sans-serif][size=12px] [/size][/font][/backcolor...; 无线充张生 PCB Design

TI Industrial Month Reading Check-in Plan Three lucky draw opportunities are waiting for you~: [align=left][font=微软雅黑][size=3][b][color=black]TI [/color][/b][b][color=black]Industrial Month Reading Card Plan[/color][/b][/size][/font][/align][align=left][b][color=black][font=微软雅黑][size=3]Three l...; EEWORLD社区 TI Technology Forum

There is a section of LCD code in the atomic stm32f1 tutorial that is not clear, please help me take a look: Why does this code need to write 0x0000? Why can I read the ID by writing 0x0000? The read ID command in the ILI9341 manual is clearly D3? !...; shijizai stm32/stm8

GD32E231 DIY Competition (1)——KEIL platform built: [i=s]This post was last edited by hujj on 2019-4-10 13:10[/i] [align=left][color=#000000] As early as when I signed up for the competition, I downloaded the relevant information of [font=Calibri]GD32E...; hujj GD32 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components