PCX107AVGH100LD datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PCX107AVGH100LD

PCX107AVGH100LD: DescriptionMultifunction Peripheral, CMOS, CBGA503, 33 X 33 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, HITCE, CERAMIC, BGA-503; CategoryThe embedded processor and controller Microcontrollers and processors; File Size45KB，2 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric Compare View All

PCX107AVGH100LD Overview

Multifunction Peripheral, CMOS, CBGA503, 33 X 33 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, HITCE, CERAMIC, BGA-503

PCX107AVGH100LD Parametric

Parameter Name	Attribute value
Maker	Atmel (Microchip)
Parts packaging code	BGA
package instruction	BGA,
Contacts	503
Reach Compliance Code	unknow
Other features	ALSO REQUIRES 3.3V SUPPLY
Address bus width	32
boundary scan	YES
Bus compatibility	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X
maximum clock frequency	66 MHz
External data bus width	64
JESD-30 code	S-CBGA-B503
length	33 mm
Number of I/O lines
Number of terminals	503
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	3.2 mm
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	33 mm

Preview

Download Datasheet

View All

3& 3&, %ULGJH 0HPRU\ &RQWUROOHU

)DFW 6KHHW

The PC107 PCI Bridge/Integrated Memory Controller provides a bridge between the Peripheral Component

Interconnect (PCI) bus and PC6xx, PC7xx, and PC74xx microprocessors. PCI support allows system designers

to design systems quickly using peripherals already designed for PCI and the other standard interfaces available

in the personal computer hardware environment. The PC107 provides many of the other necessities for

embedded applications, including a high-performance memory controller and dual-processor support; two-

channel flexible DMA controller; an interrupt controller; an I

O-ready message unit; an inter-integrated circuit

controller (I

C); and low-skew clock drivers. The PC107 contains an Embedded Programmable Interrupt

Controller (EPIC) featuring five hardware interrupts (IRQs) as well as 16 serial interrupts along with four timers.

The PC107 uses an advanced, 2.5V HiP3 process technology and is fully compatible with TTL devices.

3RZHU 0DQDJHPHQW

- Four levels of power reduction–doze, nap, sleep, and suspend

- Fully static, internal logic states preserved during all power modes

,QWHJUDWHG 0HPRU\ &RQWUROOHU

The memory interface controls processor and PCI interactions to main memory.

It supports a variety of programmable timing supporting DRAM (FPM, EDO), SDRAM,

and ROM/Flash ROM configurations, up to speeds of 100 MHz.

3&, %XV 6XSSRUW

The PC107 PCI interface is designed to connect the processor and memory buses to the

PCI local bus without the need for “glue” logic at speeds up to 66 MHz.

The PC107 acts as either a master or slave device on the PCI bus and contains a PCI

bus arbitration unit which reduces the need for an equivalent external unit, thus reducing

the total system complexity and cost.

0XOWLSURFHVVRU DQG /RFDO %XV 6ODYH 6XSSRUW

The PC107 supports a programmable interface to microprocessors implementing the

PowerPC architecture operating at bus frequencies up to 100 MHz. The PC107

processor interface allows for a variety of system configurations by providing support for

a second processor and a local bus slave.

60x Bus

Data Path

ECC/Pariy

Unit

Memory

Data

Processor

Interface Unit

DMA

Central

Control Unit

Memory

Controller

Memory

Add/Cntl

Mem Clocks

PCI

Interface Unit

IRQs

PLL

EPIC

ATU

Timers

Arbiter

Buffer

PCI Clocks

DLL

Clock In

PCI Bus

REQ/GNT

OSC

PC107 - Rev.5 – 01/04

PCX107AVGH100LD Related Products

	PCX107AVGH100LD	PCX107AMZFU100LC	PCX107AVZFU100LC	PCX107AVZFU100LD	PCX107AMZFU100LD	PCX107AMGH100LD
Description	Multifunction Peripheral, CMOS, CBGA503, 33 X 33 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, HITCE, CERAMIC, BGA-503	Multifunction Peripheral, CMOS, PBGA503, 33 X 33 MM, 2.75 MM HEIGHT, 1.27 MM PITCH, FLIP CHIP, PLASTIC, BGA-503	Multifunction Peripheral, CMOS, PBGA503, 33 X 33 MM, 2.75 MM HEIGHT, 1.27 MM PITCH, FLIP CHIP, PLASTIC, BGA-503	Multifunction Peripheral, CMOS, PBGA503, 33 X 33 MM, 2.75 MM HEIGHT, 1.27 MM PITCH, FLIP CHIP, PLASTIC, BGA-503	Multifunction Peripheral, CMOS, PBGA503, 33 X 33 MM, 2.75 MM HEIGHT, 1.27 MM PITCH, FLIP CHIP, PLASTIC, BGA-503	Multifunction Peripheral, CMOS, CBGA503, 33 X 33 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, HITCE, CERAMIC, BGA-503
Maker	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)
Parts packaging code	BGA	BGA	BGA	BGA	BGA	BGA
package instruction	BGA,	BGA,	BGA,	BGA,	BGA,	BGA,
Contacts	503	503	503	503	503	503
Reach Compliance Code	unknow	unknown	unknown	unknown	unknown	unknown
Other features	ALSO REQUIRES 3.3V SUPPLY	ALSO REQUIRES 3.3V SUPPLY	ALSO REQUIRES 3.3V SUPPLY	ALSO REQUIRES 3.3V SUPPLY	ALSO REQUIRES 3.3V SUPPLY	ALSO REQUIRES 3.3V SUPPLY
Address bus width	32	32	32	32	32	32
boundary scan	YES	YES	YES	YES	YES	YES
Bus compatibility	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X	POWERPC 603E; POWERPC 740; POWERPC 750; PC7400; 60X
maximum clock frequency	66 MHz	66 MHz	66 MHz	66 MHz	66 MHz	66 MHz
External data bus width	64	64	64	64	64	64
JESD-30 code	S-CBGA-B503	S-PBGA-B503	S-PBGA-B503	S-PBGA-B503	S-PBGA-B503	S-CBGA-B503
length	33 mm	33 mm	33 mm	33 mm	33 mm	33 mm
Number of terminals	503	503	503	503	503	503
Package body material	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED
encapsulated code	BGA	BGA	BGA	BGA	BGA	BGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.2 mm	2.75 mm	2.75 mm	2.75 mm	2.75 mm	3.2 mm
Maximum supply voltage	2.625 V	2.625 V	2.625 V	2.625 V	2.625 V	2.625 V
Minimum supply voltage	2.375 V	2.375 V	2.375 V	2.375 V	2.375 V	2.375 V
Nominal supply voltage	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
width	33 mm	33 mm	33 mm	33 mm	33 mm	33 mm

Recommended Resources

soil moisture monitor circuit

Electronic rocking horse circuit

Frequency voltage converter circuit diagram

Pulse automatic fast charger circuit

Voltage reversal and double voltage circuit diagram

Circuit principle and production of dot matrix Chinese character LED display

[Raspberry Pi 4B Review] Raspberry Pi 4 drives 3G network card to send and receive text messages and wireless Internet access: I have a Huawei E353 3G network card, which I can use with the Raspberry Pi 4.Huawei E353 parameters: Network mode: dual mode Bus interface: USB Antenna type: built-in antenna Network type: 3G: HSPA+,...; tagetage Special Edition for Assessment Centres

ESP32 VL53L5CX Multi Zone Range Sensor: ...; littleshrimp MEMS sensors

Simple questions about DC motors: When the output power of the DC motor is close to ideal, the higher the voltage, the faster the speed when the load (rated load) is constant, until the motor is magnetically saturated and the motor bu...; bigbat Motor Drive Control（Motor Control）

Dual-receive and dual-transmit radio RF board based on XC7Z100+ADRV9009: 1. Board OverviewThe dual-receive and dual-transmit radio RF board based on XC7Z100+ADRV9009 is a special function board developed based on Xilinx ZYNQ FPGA and ADI's wireless transceiver chip ADRV900...; VCC135 EE_FPGA Learning Park

【Repost】The definition and difference between passive and active signals of sensors: If the instrument people engaged in automation control work are not clear about passive signals, active signals, passive contacts (dry contacts), and active contacts (wet contacts), they will definite...; 皇华Ameya360 Power technology

TI C64x+ DSP CACHE consistency analysis and maintenance: [b][size=4]Abstract[/size][/b][size=4] [/size][align=left][color=rgb(85, 85, 85)][font="][size=4]In various digital signal processing systems, CACHE is widely used to make up for the speed difference ...; Jacktang DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components