D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
UCC3958 -1/-2/-3/-4
Single Cell Lithium-Ion Battery Protection Circuit
FEATURES
•
Protects Sensitive Lithium-Ion Cells Form
Over Charging and Over Discharging
•
Dedicated for One Cell Applications
•
Does Not Require External FETs or Sense
Resistors
•
Internal Precision Trimmed Charge and
Discharge Voltage Limits
•
Extremely Low Power Drain
•
Low FET Switch Voltage Drop of 150mV
Typical for 3A Currents
•
Short Circuit Current Protection (with User
Programmable Delay)
•
3A Current Capacity
•
Thermal Shutdown
•
User Controlled Enable Pin
PRELIMINARY
DESCRIPTION
UCC3958 is a monolithic BCMOS lithium-ion battery protection
circuit that is designed to enhance the useful operating life of
one cell rechargeable battery packs. Cell protection features
consist of internally trimmed charge and discharge voltage lim-
its, discharge current limit with a delayed shutdown and an ultra
low current sleep mode state when the cell is discharged. Addi-
tional features include an on chip MOSFET for reduced exter-
nal component count and a charge pump for reduced power
losses while charging or discharging a low cell voltage battery
pack. This protection circuit requires a minimum number of ex-
ternal components and is able to operate and safely shutdown
in the presence of a short circuit load.
BLOCK DIAGRAM
UDG-98050
6/98
UCC3958 -1/-2/-3/-4
ABSOLUTE MAXIMUM RATINGS
Supply Voltage (PACK+ to BNEG) . . . . . . . . . . . . . . . . . . . 7.5V
Maximum Continuous Charge Current . . . . . . . . . . . . . . . . . 3A
Maximum Charger Voltage (PACK+ to PACK–) . . . . . . . . . . 9V
Maximum Reverse Voltage (PACK+ to PACK–) . . . . . . . . . –8V
Storage Temperature . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . –55°C to +150°C
Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . . +300°C
Currents are positive into, negative out of the specified terminal.
Consult Packaging Section of Databook for thermal limitations and
considerations of packages.
CONNECTION DIAGRAMS
SOIC-16 (Top View)
DP Package
TSSOP-24 (Top View)
PWP Package
ELECTRICAL CHARACTERISTICS:
Unless otherwise specified, PACK+ = 4V, –20°C < T
A
< 70°C. All voltages
measured with respect to BNEG. T
A
= T
J.
PARAMETER
State Transition Thresholds
NORM to OV (V
OV
)
OV to NORM (V
THI
)
NORM to OV (V
OV
)
OV to NORM (V
THI
)
NORM to OV (V
OV
)
OV to NORM (V
THI
)
NORM to OV (V
OV
)
OV to NORM (V
THI
)
NORM to UV (V
UV
)
UV to NORM (V
TLO
)
OV, UV Delay Time (T
D
)
All Dash Numbers
UCC3958-1
UCC3958-1
UCC3958-2
UCC3958-2
UCC3958-3
UCC3958-3
UCC3958-4
UCC3958-4
(Note 1)
4.15
3.85
4.20
3.90
4.25
3.95
4.30
4.00
2.25
2.55
7
4.20
3.90
4.25
3.95
4.30
4.00
4.35
4.05
2.35
2.65
18
4.25
3.95
4.30
4.00
4.35
4.05
4.40
4.10
2.45
2.75
34
V
V
V
V
V
V
V
V
V
V
msec
TEST CONDITIONS
MIN
TYP
MAX UNITS
2
UCC3958 -1/-2/-3/-4
ELECTRICAL CHARACTERISTICS:
Unless otherwise specified, PACK+ = 4V, –20°C < T
A
< 70°C. All voltages
measured with respect to BNEG. T
A
= T
J.
PARAMETER
BNEG/PACK - SWITCH
V
BNEG
- V
PACK
NORM, I
SWITCH
= 2A
NORM, I
SWITCH
= –2A
V
PACK
+ > V
OV
, I
SWITCH
= 20mA to 2A,
(OV State)
V
PACK
+ = 2.5V, I
SWITCH
= –20mA to –2A,
(UV State)
RDS
ON
I
BNEG
– (Charger Leakage Current in OV)
BIAS Current
I
PACK
+
I
PACK
+
V
BAT
Battery Sample Rate (T
S
)
Short Circuit Protection
ITHLD
TDLY
CDLY = 0
CDLY = 100pF
(Maximum Recommended Value)
R
RESET
LPWARN Output
LP Warn Threshold
TR
TF
V
HIGH
(V
PACK
+ –V
LPWARN
)
V
LOW
Measure Delay
OVUVB Output
TR
TF
V
HIGH
(V
PACK+
– V
OVUVB
)
V
LOW
Z
OUT
Measure Delay
CE Input
I
SINK
150
nA
C
LOAD
= 100pF, Hi Z to 90% of PACK+
C
LOAD
= 100pF, Hi Z to 10% of PACK+
I
SOURCE
= 200µA, V
PACK+
≥
V
OV
I
SINK =
200µA, V
PACK+
≤
V
UV
Output Tristated
280
140
0.3
0.3
10
18
560
280
0.4
0.4
ns
ns
V
V
MΩ
ms
C
LOAD
= 100pF, 10% to 90% of PACK+
C
LOAD
= 100pF, 10% to 90% of PACK+
I
SINK
= 200µA, V
UV
< V
PACK
+ < V
TLO
I
SOURCE
= 200µA, V
TLO
< V
PACK+
< V
UV
2.55
2.65
280
120
0.3
0.3
6
2.75
560
280
0.4
0.4
V
ns
ns
V
V
ms
Overcurrent Reset Resistance
7.5
2.75
5.25
350
2.5
7.25
A
µs
ms
M
Ω
V
PACK
+ > V
UV
In Super Low Power Mode (V
PACK
+ < V
UV
)
Minimum Operating Cell Voltage
7
12
7
1
20
1.5
1.5
17
µA
µA
V
ms
NORM I
SWITCH
= 2A
NORM I
SWITCH
= –2A
V
PACK
+ > V
OV
(OV State)
([V
PACK
+] – [V
PACK
–]=6V)
–100
100
–100
100
50
50
1
–150
150
–300
600
75
75
20
mV
mV
mV
mV
mΩ
mΩ
µA
TEST CONDITIONS
MIN
TYP
MAX UNITS
Note 1: Other threshold voltages are available.
3
UCC3958 -1/-2/-3/-4
PIN DESCRIPTIONS
BNEG:
Connect the negative terminal of the battery to
these pins.
CBPS:
This power supply bypass pin is connected to
PACK+ through an internal 10k resistor. An external
capacitor must be connected between this pin and
BNEG. This capacitor functions as temporary charge
storage for high current conditions (short circuit).
Minimum capacitor value is 0.15µF. This value should be
increased if the CDLY cap is used.
CDLY:
Delay control pin for the short circuit protection
feature. A capacitor connected between this pin and the
BNEG pin will increase the time delay for sensing an
over current condition. This adjustment may be useful in
those applications where high peak load currents may
momentarily exceed the protection circuit’s threshold and
interruption of the battery current would be undesirable.
The nominal delay time is set internally at 350µs
CEB:
Chip Enable Bar. This pin is pulled low (wrt BNEG)
by a 100nA current source. In order to disable the IC, the
user must pull this pin high to PACK+.
LPWARN:
Low Power Warning Indicator. This pin is
forced high when the battery voltage drops below V
TLO
(nominally 2.65V). This pin will stay high until the
detected battery voltage goes above V
TLO
, or UV
condition is declared.
OVUVB:
This pin is an overvoltage/undervoltage
condition indicator. Under normal operating conditions
this pin is tristated. When an overvoltage (OV) state is
detected, this pin is pulled high. When undervoltage (UV)
condition is detected, this pin is pulled low.
PACK+:
Connect to the positive terminal of the battery.
This pin is available to the user.
PACK-:
These pins should be connected to the negative
terminal of the battery pack (negative terminal available
to the user). The internal FET switch connects this
terminal to the BNEG terminal to give the battery pack
user appropriate access to the battery. In an overcharged
state, only discharge current is permitted. In an
overdischarged state, only charge current is permitted.
SUB:
Do not connect. These pins must be electrically
isolated from all other pins. These pins may be soldered
to isolated copper pads for heatsinking. This will improve
heat transfer, which may be necessary at high load
currents.
APPLICATION INFORMATION
Battery Voltage Monitoring
The battery cell voltage is sampled every 12ms by con-
necting a resistor divider across it and comparing the re-
sulting voltage to a precision internal reference voltage.
Under normal conditions (cell voltage is below Over Volt-
age threshold and above Under Voltage threshold), the
UCC3958 consumes approximately 7µA of current and
the internal MOSFET is turned on with an R
DSON
of
50mΩ. The UCC3958 contains an on-chip Charge Pump
to ensure that the internal MOSFET gate is driven high
for complete turn-on, reducing power losses. The charge
pump switches and capacitors are all internal.
When the cell voltage falls below the Under Voltage
threshold for two consecutive samples, the IC discon-
nects the load from the battery pack and enters a super
low power mode (nominally 1µA). The pack will remain
in this state until it detects the application of a charger, at
which point controlled charging is enabled. The require-
ment of two consecutive readings below the UV thresh-
old filters out momentary drops in cell voltage due to load
transients, preventing nuisance trips.
If the cell voltage exceeds the Over Voltage threshold for
two consecutive samples, charging is disabled, however
discharge current is still allowed. This feature of the IC is
explained further in the section on Controlled Charge/
Discharge Mode.
0.10
0.08
OHMS
0.06
0.04
0.02
0.00
2.6
3.0
3.4
3.8
CELL VOLTAGE
4.2
Figure 1. Typical Rdson vs Cell Voltage (DP Package
Pin 7 to Pin 10, at 25°C, 1 Amp Load)
4
Domestic Chip Exchange
京公网安备 11010802033920号
EEWORLD
