CD-700-LAF-GGB-22.1184 datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD-700-LAF-GGB-22.1184

CD-700-LAF-GGB-22.1184: DescriptionPhase Locked Loop, CQCC16, PACKAGE-16; CategoryAnalog mixed-signal IC The signal circuit; File Size1MB，20 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

CD-700-LAF-GGB-22.1184 Overview

Phase Locked Loop, CQCC16, PACKAGE-16

CD-700-LAF-GGB-22.1184 Parametric

Parameter Name	Attribute value
Maker	Microsemi
package instruction	PACKAGE-16
Reach Compliance Code	compli
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-CQCC-N16
length	7.49 mm
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Maximum seat height	2.13 mm
Maximum supply voltage (Vsup)	3.63 V
Minimum supply voltage (Vsup)	2.97 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	1.02 mm
Terminal location	QUAD
width	5.08 mm

CD-700-LAF-GGB-22.1184 Preview

CD-700

Flexible Modular Solution

A Quartz Stabilized PLL

I t ’s a phase-locked loop ASIC with a quartz stabilized VCXO!

Hermetic Seam Seal

16 Pad Leadless Chip Carrier

It will

•

Reduce: design time

component count

board space

•

Improve: jitter performance

reliability

Castallations For

Optimum board adhesion

Grounded Lid

It perf o rm s

•

Clock Recovery & Data Retiming

•

Frequency Translation

•

Clock Smoothing

•

Clock Switching

In applications up to 65.536 Mb/s:

•

ATM, SONET/SDH, DWDM

•

xDSL, Network Communications

•

Digital Audio/Video, PBX Systems

Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 website: http://www.vectron.com

What Does It Do?

Vectron International's CD-700 is a user-configured, phase-locked loop (PLL) solution designed to simplify a wide variety of clock recovery and data retiming, frequency

translation, clock smoothing and clock switching applications. The device features a phase-lock loop ASIC with a quartz stabilized VCXO for superior stability and jitter

performance. This highly integrated module provides unsurpassed performance, reliability and quality. The proprietary ASIC device includes a refined Phase Detector, a Loop

Filter Op-Amp, a Loss of Signal Alarm with Clock Return to Nominal feature, a VCXO circuit, and an optional 2n divided output.

The ASIC and quartz resonator are housed in a hermetic 16-pad ceramic leadless chip carrier. The VCXO frequency (OUT1) and division factor (OUT2) are factory set in

accordance with customer specifications. PLL response is optimized for each application by the selection of external passive components. Software is available from Vectron

to aid in loop filter component selection and loop response modeling.

F e a t u re s :

PLL with quartz stabilized VCXO

Output jitter less than 20 ps

Loss of signal (LOS) alarm

Return to nominal clock upon LOS

Input data rates from 8 kb/s to 65.536 Mb/s

Surface mount option

Tri-state output

User defined PLL loop response

NRZ data compatible

Robust hermetic ceramic package

Single +5.0 V or +3.3V supply

Benefits:

Flexible modular solution

Reduce design time

Increase circuit reliability

Less board space

Reduces component count

What is the main

benefit of the

CD-700?

It’s a single drop-in

Quartz Stabilized

PLL solution.

W h a t’s Inside?

What Does It Do?

Pages 3-5

How Is It Used?

Pages 15-18

How Is It Built?

Pages 6-11

H o w I s It Packaged?

How Is It Ord e re d ?

Page 19

How Does It Perf o rm ?

Pages 12-14

Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 website: http://www.vectron.com

Parameter

Output Frequency (ording option)

1,2

Out 1, 5.0 V option

Out 1, 3.3 V Option

For input RZ data, Manchester encoded data,

and input clock recovery applications, the

output clock must run at two times the input

rate to ensure that the input is clocked

correctly. Since the output clock has a max-

imum frequency of 65.536 MHz, these inputs

are limited to a maximum rate of 32.768 MHz.

OUT2 is a binary submultiple of OUT1, or

it may be disabled.

A 0.01uF and 0.1 parallel capacitor should be

located as close to pin 14 (and grounded) as

possible

Figure 1 defines these parameters. Figure 2

illustrates the equivalent five gate TTL load and

operating conditions under which these

parameters are tested and specified. Loads

greater than 15 pF will adversely effect rise/fall

time as well as symmetry.

A loss of signal (LOS) indicator is set to a

logic high if no transitions are detected at

DATAIN after 256 clock cycles. As soon

as a transition occurs at DATAIN, LOS is

set to a logic low.

Symmetry is defined as (ON TIME/PERIOD with

Vs=1.4 V for both 5.0 V and 3.3 V operation.

Symbol

Min

12.000

4.5

2.97

Typical

Max

65.537

51.840

Unit

MHz

Supply Voltage

+5.0

+3.3

Supply Current

5.0

3.3

5.5

3.63

Output Transition Times:

Rinse Time

Fall Time

Input Logic Levels:

Output Logic High

Output Logic Low

2.0

0.5

2.5

0.5

_ 75

ppm

Loss of Signal Indicator

Output Logic High

Output Logic Low

Output 1

Output 2

Symmetry or Duty Cycle

Out 1

Out 2

RCLK

Absolute Pull Range (ording option)

over operating temp, aging, power supply

variations

Test Conditions for APR (+5.0 V option)

Test Conditions for APR (+3.3 V option)

Gain Transfer

Phase Detector Gain

+5V option

+3.3V option

Operating temperature (ordering option)

Control Voltage Leakage Current

vcxo

0.53

0.35

0/70 or – 40/85

rad/V

Norminal Frequency on Loss of Signal

SYM1

SYM2

RCLK

APR

_ 50

_ 80

_100

0.5

0.3

Positive

40/60

45/55

40/60

4.5

3.0

Table 1.

Figure 1.

Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 website: http://www.vectron.com

Figure 2.

Symbol

OPOUT

OPN

PHO

LOSIN

Function

Output terminal of internal operational amplifier.

Negative input terminal to internal operational amplifier.

Output signal produced by phase detector.

With LOSIN set to a logic high, the external input to the VCXO (VC) is

disabled and the VCXO returns to it’s nominal center frequency. With

LOSIN set to logic low, the external input to the VCXO is enabled. The

LOSIN input has an internal pull-down resistor.

DATAIN

CLKIN

GND

LOS

Input data stream to phase detector (TLL switching thresholds).

Input clock signal to phase detector (TTL switching thresholds).

Circuit and cover ground.

Loss of signal indicator is set to a logic high if no transitions are

detected at DATAIN after 256 clock cycles. As soon as a transition

occurs at DATAIN, LOS is set to a logic low .

TTL compatible recovered clock.

Divided version of internal VCXO output clock (TTL).

When set to a logic low, output pins OUT1, OUT2, RCLK, and RDATA

buffers are set to high-impedance state. When set to a logic high or

no connect, the device functions and output pins OUT1, OUT2, RCLK,

and RDATA are active. This input has an internal pull-up resistor.

Output clock of internal VCXO (TTL).

+5.0 V or +3.3 V

Positive input terminal to internal operational amplifier.

Control voltage input to internal voltage controlled crystal oscillator (VCXO).

RCLK

RDATA

OUT2

HIZ

Why would

someone buy

a CD-700?

To save design time,

reduce component

count, conserve

Table 2.

OUT1

VDD

OPP

board space,

and optimize

manufacturing

efficiency.

Figure 3.

Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 website: http://www.vectron.com

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Household power protector circuit

7805 voltage regulator circuit diagram

LED flash entertainment light

Grating circuit for perforated tape sampling

Low noise 8GHz small signal amplifier circuit

Computer motherboard circuit diagram 430TX_18

[Weixue RP2040 dual-core development board] 01. Unboxing photos: [Weixue RP2040 dual-core development board] 01. Unboxing photos Thanks to EEWORLD for giving me the opportunity to participate in the review of "Weixue RP2040 Dual-Core Development Board". Since I was...; sipower Mobile and portable

Let's talk about how wireless networks can help catch thieves and criminals.: The manager is in a small town under a small county town....Maybe it has something to do with the epidemic. The economy is not good. Recently, many stores have been robbed. Prying open the door, break...; okhxyyo RF/Wirelessly

Download: Internet of Things For Dummies 2nd Edition: The Internet of Things (IoT) is creating a new world, a quantifiable and measurable world. In this world, people can better manage their lives, cities can better manage their infrastructure, and compa...; 石榴姐 RF/Wirelessly

See a prototype of a kite turbine that could charge electric cars in the wild using wind power: As the author said, kite turbines are very powerful and can kill you if you are not careful. Don't try it lightly. But when I saw this prototype, I didn’t have an electric car, and for some reason, my...; 蓝猫淘气 Automotive Electronics

How to use common mode inductors?: How to use common mode inductors? I don't have any application, but I've always been curious about this component. Let’s not talk about using it in communication, because I rarely come into contact wi...; sky999 PCB Design

Microchip Live Broadcast: VectorBlox SDK Registration Open: Microchip Live Broadcast: VectorBlox SDK Registration OpenClick here to registerLive broadcast time: 10:30-11:30 am, Wednesday, January 4, 2023 Live Topic: VectorBlox SDK - A Rapid Development Platfor...; EEWORLD社区 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components