EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMB9R2H43I2

Description
Field Programmable Gate Array, 840000-Cell, CMOS, PBGA1760,
CategoryProgrammable logic devices    Programmable logic   
File Size388KB,22 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

5SGXMB9R2H43I2 Overview

Field Programmable Gate Array, 840000-Cell, CMOS, PBGA1760,

5SGXMB9R2H43I2 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIntel
Reach Compliance Codecompli
JESD-30 codeS-PBGA-B1760
Number of entries600
Number of logical units840000
Output times600
Number of terminals1760
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1760,42X42,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.9,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
1. Stratix V Device Family Overview
February 2012
SV51001-2.3
SV51001-2.3
This chapter provides an overview of the Stratix
®
V devices and their features. Many
of these devices and features are enabled in the Quartus
®
II software version 11.1. The
remaining devices and features will be enabled in future versions of the Quartus II
software.
f
To find out more about the upcoming Stratix V devices and features, refer to the
Stratix V Upcoming Device Features
document.
Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core
architecture, integrated transceivers up to 28.05 gigabits per second (Gbps), and a
unique array of integrated hard intellectual property (IP) blocks. With these
innovations, Stratix V FPGAs deliver a new class of application-targeted devices
optimized for:
Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
)
Gen3
Data-intensive applications for 40G/100G and beyond
High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a
different set of applications. For higher volume production, you can prototype with
Stratix V FPGAs and use the low-risk, low-cost path to HardCopy
®
V ASICs.
Stratix V Family Variants
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are
optimized for applications that require ultra-high bandwidth and performance in
areas such as 40G/100G/400G optical communications systems and optical test
systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX
channels, respectively.
Stratix V GX
devices offer up to 66 integrated 14.1-Gbps transceivers supporting
backplanes and optical modules. These devices are optimized for high-performance,
high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network
test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting
up to 3,926 18x18 or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer
integrated 14.1-Gbps transceivers, which support backplanes and optical modules.
These devices are optimized for transceiver-based DSP-centric applications found in
wireline, military, broadcast, and high-performance computing markets.
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
Stratix V Device Handbook
Volume 1: Overview and Datasheet
February 2012
Subscribe
SDIO connection to TF card initialization failed
The code runs to this point and enters the FindSCR function. It is stuck in the while and if loops and cannot jump out of the judgment condition. Can anyone help me solve this problem? I have tried ma...
CCss131 stm32/stm8
Servo Motor
I need help from you guys, I need to do a servo motor project recently, but I don't know anything about servo motors, can anyone recommend some books? Thank you very much...
曹伟1993 Motor Drive Control(Motor Control)
This Wednesday's award-winning live broadcast: 5G conformance testing and device acceptance testing
Live broadcast time: Wednesday, September 11, 2019, 15:00-17:00 Live Topic: 5G Conformance Test and Equipment Acceptance Test Live broadcast content: As 5G New Radio (NR) moves toward large-scale comm...
EEWORLD社区 Test/Measurement
Is it "reasonable..." to fly a kite made of your own photo?
Original post link: http://mc.dfrobot.com.cn/thread-275083-1-1.html http://mc.dfrobot.com.cn/thread-275083-1-1.html Not long ago, I found a Japanese guy named ARuFa who lives in people's hearts. Out o...
kikiwu DIY/Open Source Hardware
Battery Management System BMS Technical Data Transfer
1:[/size][/font][/color][/b][color=rgb(51, 51, 1: [/size][/font][/color][/b][color=rgb(51, 51, 51)][font=Microsoft YaHei][size=10.5pt][font=Microsoft YaHei]2: [/size][/font][/color][/b][color=rgb(51, ...
q2512262471 Automotive Electronics
Beijing is urgently hiring FPGA development engineers, DSP development engineers, and hardware design engineers (fresh graduates are also welcome!)
[align=center][align=left][b][color=#0000ff]Recruitment position: FPGA development engineer (2 people) [/color][/b][/align][/align][align=left][font=微软雅黑][size=3]Job responsibilities: [/size][/font][/...
eric_wang Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号