627-009-320-058 datasheet, PDF

627-009-320-058: DescriptionD Type Connector, 9 Contact(s), Male, 0.108 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size40KB，1 Pages; ManufacturerEDAC

Download Datasheet Parametric View All

627-009-320-058 Overview

D Type Connector, 9 Contact(s), Male, 0.108 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Maker	EDAC
Reach Compliance Code	compli
ECCN code	EAR99
Other features	STAMPED CNTS, FIXED STANDOFFS
body width	0.494 inch
subject depth	0.472 inch
body length	1.214 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	TIN/LEAD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	10 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
Manufacturer's serial number	627
Plug contact pitch	0.108 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	THREADED
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	15u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7432 mm
Termination type	SOLDER
Total number of contacts	9
Evacuation force-minimum value	.278 N

【Xianji HPM6750 Review】Interim (Final) Summary: Time flies. It has been two months since I received the board. A few days ago, the administrator said that the progress will be finished on June 30. I was surprised that it was so fast. It felt like t...; littleshrimp Domestic Chip Exchange

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components