VJ1808Y104JLBAB2L datasheet, PDF

VJ1808Y104JLBAB2L: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.1uF, 1808,; CategoryPassive components capacitor; File Size80KB，6 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

VJ1808Y104JLBAB2L Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.1uF, 1808,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Vishay
Reach Compliance Code	_compli
capacitance	0.1 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.18 mm
JESD-609 code	e0
length	4.57 mm
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Bulk
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
series	VJ HIGH REL X7R
size code	1808
Temperature characteristic code	X7R
Temperature Coefficient	-/+15ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrie
width	2.03 mm

Knowledge about electromagnetic radiation: Does anyone have information on electromagnetic radiation? Recently, there was a test about ESD and EFT. I would like to ask the experts to give me some advice on this....; xuanyuanzhu LED Zone

A33 development board has a strange problem, I hope experts can give me some advice! Thank you!: I have a Corelink A33 development board. I compiled linux+qt-4.8.7 according to the user manual. After the compilation is successful, it cannot be upgraded to the development board. It always prompts:...; yaojian Linux and Android

AD20 is significantly faster than AD19: [i=s]This post was last edited by dcexpert on 2019-7-7 17:15[/i]The AD file became larger and larger, and it took a day to complete the download. However, it was worth it because the running speed of ...; dcexpert PCB Design

Technical principles of ferroelectric memory: Ferroelectric RAM ( FRAM ) is compatible with all the functions of RAM and, like ROM technology, is a non-volatile memory. Ferroelectric RAM builds a bridge across the gap between these two types of m...; frozenviolet Automotive Electronics

Design of Ethernet physical layer chip clock synchronization PLL: In Ethernet, the physical layer chip (Physical Layer Interface Devices, PHY) is the key component that connects each network element to the physical medium. It is responsible for completing the functi...; Aguilera Wireless Connectivity

si514 programmable oscillator debugging, with engineering source code: [i=s]This post was last edited by littleshrimp on 2021-1-5 12:30[/i]I bought two programmable low-jitter crystal oscillators from Silicon Labs in September this year . In the past two days , I designe...; littleshrimp Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components