A54SX08-3VQ208PP datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> A54SX08-3VQ208PP

A54SX08-3VQ208PP: DescriptionFPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208; Categorysemiconductor Programmable logic devices; File Size363KB，57 Pages; ManufacturerETC1

Download Datasheet Parametric View All

A54SX08-3VQ208PP Overview

FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208

A54SX08-3VQ208PP Parametric

Parameter Name	Attribute value
Number of terminals	208
Minimum operating temperature	-55 Cel
Maximum operating temperature	125 Cel
Processing package description	PLASTIC, MO-143, QFP-208
each_compli	Yes
state	Active
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max	320 MHz
The maximum delay of a CLB module	0.7000 ns
jesd_30_code	S-PQFP-G208
jesd_609_code	e0
moisture_sensitivity_level	3
Number of configurable logic modules	1452
Number of equivalent gate circuits	16000
organize	1452 CLBS, 16000 GATES
Packaging Materials	PLASTIC/EPOXY
ckage_code	FQFP
packaging shape	SQUARE
Package Size	FLATPACK, FINE PITCH
eak_reflow_temperature__cel_	225
qualification_status	COMMERCIAL
seated_height_max	4.1 mm
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	MILITARY
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	28 mm
width	28 mm
dditional_feature	CAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE

Preview

Download Datasheet

View All

v3.1

54SX Family FPGAs

Le a di ng E dg e P er f or m a nc e

F ea t u r es

• 320 MHz Internal Performance

• 3.7 ns Clock-to-Out (Pin-to-Pin)

• 0.1 ns Input Set-Up

• 0.25 ns Clock Skew

Sp e ci f ic at ion s

• 66 MHz PCI

• CPLD and FPGA Integration

• Single Chip Solution

• 100% Resource Utilization with 100% Pin Locking

• 3.3V Operation with 5.0V Input Tolerance

• Very Low Power Consumption

• Deterministic, User-Controllable Timing

• Unique In-System Diagnostic and Debug capability with

Silicon Explorer II

• Boundary Scan Testing in Compliance with IEEE Standard

1149.1 (JTAG)

• Secure Programming Technology Prevents Reverse

Engineering and Design Theft

• 12,000 to 48,000 System Gates

• Up to 249 User-Programmable I/O Pins

• Up to 1080 Flip-Flops

• 0.35µ CMOS

S X P r od u c t P ro fi l e

A54SX08

Capacity

Typical Gates

System Gates

Logic Modules

Combinatorial Cells

Maximum User I/Os

Clocks

JTAG

PCI

Clock-to-Out

Input Set-Up (External)

Speed Grades

Temperature Grades

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

PBGA

FBGA

8,000

12,000

768

512

256

130

Yes

—

3.7 ns

0.8 ns

Std, –1, –2, –3

C, I, M

208

100

144, 176

—

144

A54SX16

16,000

24,000

1,452

924

528

175

Yes

—

3.9 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

176

—

A54SX16P

16,000

24,000

1,452

924

528

175

Yes

4.4 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

144, 176

—

A54SX32

32,000

48,000

2,880

1800

1,080

249

Yes

—

4.6 ns

0.1 ns

Std, –1, –2, –3

C, I, M

—

208

—

144, 176

313, 329

—

June 2003

Recommended Resources

STK080 power amplifier circuit diagram

Regulated current source circuit

Thermostatic box controller circuit

square wave divider

UPDl986C (TV and VCR) infrared remote control transmitter circuit

This old Skyworth LCD TV again: [i=s]This post was last edited by DIAG on 2019-3-24 22:01[/i] [size=5]It’s still the old 32 Skyworth LCD TV, with simple functions, suitable for my grandma. The auxiliary 5V power supply was repaired ...; DIAG Integrated technical exchanges

The difference and usage of passive crystal and active crystal oscillator: The difference and usage of passive crystal and active crystal oscillator :This content is originally created by EEWORLD forum userzkj2014. If you need to reprint or use it for commercial purposes, yo...; zkj2014 Integrated technical exchanges

[AT-START-F425 Review] CAN Communication of Stacking Blocks: The title of this chip in the review is: Ateli AT-START-F425, the first choice for USB and CAN applications Now let's start the basic use of CAN: 1. Add can.h and can.c to the drivers folder: The RX o...; lugl4313820 Domestic Chip Exchange

Transformer driven half bridge: Figure (01) shows the circuit of the UC1525A (same as UC2535A and UC3525A, the three models differ only in the operating temperature range) switching power supply control chip produced by Unitrode (ac...; maychang Power technology

It’s Chinese New Year! I wish you all a happy new year and all the best!: It's a busy New Year's Eve. I've been busy since early morning. I just had some free time~ Here, I wish you all a happy new year~~ I wish you all a happy new year and all the best! ! ! !...; okhxyyo Talking

How to read the two data of NB antenna active data TRP TIS? In what range is the signal good or bad?: How to read the two data of NB antenna active data TRP TIS? In what range is the signal good? Poor? Average?...; QWE4562009 Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components