EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

2225H2000181KFR

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00018uF, Surface Mount, 2225, CHIP
CategoryPassive components    capacitor   
File Size414KB,3 Pages
ManufacturerSyfer
Download Datasheet Parametric View All

2225H2000181KFR Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00018uF, Surface Mount, 2225, CHIP

2225H2000181KFR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSyfer
package instruction, 2225
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.00018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberX7R
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, 13 INCH
positive tolerance10%
Rated (DC) voltage (URdc)200 V
GuidelineIECQ-CECC
size code2225
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
EEWORLD University ---- Live playback: The most important component of the analog world - Signal chain and power supply: Amplifier special
Live playback: The most important component of the analog world - Signal chain and power supply: Amplifier special session : https://training.eeworld.com.cn/course/27386...
hi5 Integrated technical exchanges
Help, how to calculate the voltage gain of an amplifier circuit?
Why is the gain in the following question not output/input? question: For a circuit in a linear amplifier, when the input voltage is 15mV, the output voltage is 6V, and when the input voltage is 30mV,...
shijizai Analog electronics
Xilinx XPE Power Estimation Software Setup Advisory
Hello, I have just entered the FPGA field. I would like to consult how to use Xilinx's XPE (Xilinx Power Estimator).I don't know how to set the BRAM, DSP, CLKMGR, Clock, etc. in XPE.SOS, I will defini...
卧龙生 EE_FPGA Learning Park
Electronic password lock based on single chip microcomputer
Can anyone help me with this program?...
欣欣已上线 MCU
Anlu SparkRoad FPGA development board interface definition
If the project uses the expansion pins on the development board, such as the I/O in the Arduino or Raspberry Pi interface, then you need to constrain the corresponding pins in the project. One is to e...
littleshrimp FPGA/CPLD
Analysis and Design of TL431 Feedback Loop
TL431 (Figure 1) is one of the most commonly used three-terminal adjustable current reference sources. It has good thermal stability and high cost performance. It is widely used in op amp circuits, co...
alan000345 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号