GS8342Q08AGE-167IT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8342Q08AGE-167IT

GS8342Q08AGE-167IT: DescriptionDDR SRAM, 4MX8, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165; Categorystorage storage; File Size498KB，34 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8342Q08AGE-167IT Overview

DDR SRAM, 4MX8, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8342Q08AGE-167IT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	BGA,
Contacts	165
Reach Compliance Code	compli
ECCN code	3A991.B.2.B
Maximum access time	0.5 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	33554432 bi
Memory IC Type	DDR SRAM
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	4194304 words
character code	4000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4MX8
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm

Preview

Download Datasheet

View All

GS8342Q08/09/18/36AE-278/250/200/167

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write (x36, x18, and x9) and Nybble Write (x8) function

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

• Pin-compatible with present 9Mb and 18Mb and future 72Mb

and 144Mb devices

36Mb SigmaQuad-II

Burst of 2 SRAM

Clocking and Addressing Schemes

167 MHz–278 MHz

1.8 V V

1.8 V and 1.5 V I/O

The GS8342Q08/09/18/36AE SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock quasi independently with the C and C

clock inputs. C and C are also independent single-ended clock

inputs, not differential inputs. If the C clocks are tied high, the

K clocks are routed internally to fire the output registers

instead.

Each internal read and write operation in a SigmaQuad-II B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore the address field of a

SigmaQuad-II B2 RAM is always one address pin less than the

advertised index depth (e.g., the 4M x 8 has a 2M addressable

index).

SigmaQuad™ Family Overview

The GS8342Q08/09/18/36AE are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 37,748,736-bit (36Mb)

SRAMs. The GS8342Q08/09/18/36AE SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Parameter Synopsis

-278

tKHKH

tKHQV

3.6 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

-167

6.0 ns

0.5 ns

Rev: 1.06c 11/2011

1/34

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Bipolar regulated power supply circuit with adjustable output voltage

Two basic circuits of photorelay c

The equivalent impedance of the amplifier without adding R3

heart rate monitor

The most practical basic diagram circuit 42 - light load energy-saving circuit

845ddr computer motherboard circuit diagram_59

Qorvo PAC Series Chips in High-Speed DC Motor Control: Qorvo is a well-known RF company. But did you know that Qorvo now also has a place in power solutions?In April 2019, Qorovo announced the acquisition of Active-Semi, a supplier of programmable analog ...; Jacktang RF/Wirelessly

Introduce C5000 compile SUBC instruction to implement division: Solve y=(ax^2-bx+c)/(dx+e) by programming, and put the quotient and remainder in data .(1) Given a=8, b=6, c=10, d=7, e=9, x=5, find y.(2) Given a=0.9, b=0.1, c=0.5, d=0.4, e=0.2, x=0.8, find y..title...; Aguilera DSP and ARM Processors

TI engineers share how to easily solve the overheating problem caused by overloading of power banks: [align=center][/align] [align=left]If the power bank overheats while charging the mobile device, it can easily lead to safety problems such as fire and explosion. We often see such accidents in the me...; alan000345 Analogue and Mixed Signal

Help on using Darlington tube: The function I want to achieve is that the output OUT only changes between 0V and 24V, and the output current is 50mA. Now I use a Darlington tube to achieve it. When the input is 24V, the Darlington ...; 黎淮安 Analog electronics

IWR1642/AWR1642 GPADC Function Introduction and Implementation: The millimeter wave sensor chip of IWR1642 integrates the function of general-purpose ADC (GPADC). Users can use GPADC to monitor external voltages, such as power supply voltage. The ADC sampling rate...; 灞波儿奔 DSP and ARM Processors

[Repost] An article summarizes eight IO port modes of STM32 microcontrollers: [align=left][color=rgb(25, 25, 25)][font="]Differences between the eight IO port modes of STM32 [/font][/color][/align][align=left][color=rgb(25, 25, 25)][font="] (1) GPIO_Mode_AIN analog input [/font...; 皇华Ameya360 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components