SDF120JDAXHD1Z datasheet, PDF - EEWORLD Datasheet

SDF120JDAXHD1Z: DescriptionPower Field-Effect Transistor, 9.2A I(D), 100V, 0.27ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-257,; CategoryDiscrete semiconductor The transistor; File Size68KB，1 Pages; ManufacturerSolitron Devices Inc.

Download Datasheet Parametric View All

SDF120JDAXHD1Z Overview

Power Field-Effect Transistor, 9.2A I(D), 100V, 0.27ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-257,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Solitron Devices Inc.
package instruction	FLANGE MOUNT, R-MSFM-P3
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	CUSTOM BENT LEAD OPTIONS ARE AVAILABLE
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	100 V
Maximum drain current (ID)	9.2 A
Maximum drain-source on-resistance	0.27 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-257
JESD-30 code	R-MSFM-P3
Number of components	1
Number of terminals	3
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum power consumption environment	50 W
Maximum pulsed drain current (IDM)	37 A
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON
Maximum off time (toff)	71 ns
Maximum opening time (tons)	77 ns

Analysis of 5G millimeter wave terminal technology and test solutions: [p=30, null, left][font="][b][size=4][color=#000000][backcolor=white]1. Introduction[/backcolor][/color][/size][/b][/font][/p][p=30, null, left][font="][size=4][color=#000000][backcolor=white] With th...; Jacktang Wireless Connectivity

07. Anlu SparkRoad domestic FPGA evaluation [Learning] Serial port loopback experiment: [i=s]This post was last edited by 1nnocent on 2022-7-30 09:10[/i]This routine implements the serial port loopback experiment. The FPGA monitors the uart_rx signal in real time to see if there is data....; 1nnocent Domestic Chip Exchange

Pseudo-random sequence principle.pdf: Pseudo-random sequence principle.pdf...; zxopenljx EE_FPGA Learning Park

What is the working principle of pneumatic solenoid valve? What are the classifications of pneumatic solenoid valves?: Solenoid valve is a kind of industrial equipment. Friends who work in the industrial field are familiar with solenoid valves. In order to improve your understanding of solenoid valves, this article wi...; scdd MCU

[SC8905 EVM Evaluation] + I2C communication between MCU and SC8905: After repeated tests, the I2C communication test between the microcontroller and the SC8905 evaluation board has been completely successful. I use the microcontroller to change the VBUS output voltage...; hujj Domestic Chip Exchange

Application of Mir MYC-YA15XC-T core board in LoRa smart gateway: Reprinted from: MYiR Against the backdrop of the rapid development of the digital economy, the Industrial Internet of Things has achieved leapfrog development in recent years, and intelligent industri...; okhxyyo Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components