VHP202TP42R200FB datasheet, PDF

VHP202TP42R200FB: DescriptionFixed Resistor, Metal Foil, 0.3W, 42.2ohm, 300V, 1% +/-Tol, -2,2ppm/Cel, 4216,; CategoryPassive components The resistor; File Size451KB，6 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VHP202TP42R200FB Overview

Fixed Resistor, Metal Foil, 0.3W, 42.2ohm, 300V, 1% +/-Tol, -2,2ppm/Cel, 4216,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Vishay
Reach Compliance Code	unknow
ECCN code	EAR99
structure	Hermetically Sealed
JESD-609 code	e3
Lead diameter	0.64 mm
Lead length	25.4 mm
lead spacing	3.81 mm
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	10.92 mm
Package length	10.54 mm
Package form	Radial
Package width	4.11 mm
method of packing	Bulk
Rated power dissipation(P)	0.3 W
resistance	42.2 Ω
Resistor type	FIXED RESISTOR
series	H SERIES-OTHER
size code	4216
technology	METAL FOIL
Temperature Coefficient	-2,2 ppm/°C
Terminal surface	Tin (Sn)
Tolerance	1%
Operating Voltage	300 V

【GD32E231_DIY】-05: HMI program architecture: [i=s]This post was last edited by sf116 on 2019-5-21 21:14[/i] This system uses Guangzhou Dacai serial port screen, and is slightly modified based on the official program framework.The following is th...; sf116 GD32 MCU

Problem calling EPwm1Regs.TBCTR value: [color=#555555][font="][size=14px]I would like to ask: When JU=EPwm1Regs.TBCTR;, why does the JU obtained always change between 100 and 101, instead of being equal to the value of EPwm1Regs.TBCTR chan...; lzx_18570633112 DSP and ARM Processors

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Analog Reflection Topology Building Blocks for: The synthesis and realization of an analog-phaseshifter, delay line, attenuator, and group delay synthesizer-arepresented. These variable control devices are all implementedusing the same generic sing...; JasonYoo Industrial Control Electronics

Share MODBUS examples based on MSP430: This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...; 火辣西米秀 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components