SIT3521AI-2C228-5E1.000000Y datasheet, PDF

SIT3521AI-2C228-5E1.000000Y: DescriptionLVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN; CategoryPassive components oscillator; File Size3MB，47 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT3521AI-2C228-5E1.000000Y Overview

LVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SiTime
package instruction	LCC10,.12X.2,50/40
Reach Compliance Code	unknow
Other features	COMPLEMENTARY OUTPUT
maximum descent time	0.47 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	10
Nominal operating frequency	1 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	100 OHM, 2 pF
Encapsulate equivalent code	LCC10,.12X.2,50/40
physical size	5.0mm x 3.2mm x 0.9mm
longest rise time	0.47 ns
Maximum supply voltage	3.08 V
Minimum supply voltage	2.52 V
Nominal supply voltage	2.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

Virtual Parallel Oscilloscope: PCS500 digital storage oscilloscope is connected via the computer parallel port . The waveform display is completed on the computer and is completely isolated from the computer. It can also use the In...; zzzzer16 Test/Measurement

Switching power supply design: Key words Power supply main components Article category Power and power supply components, military circuits, sellers Manufacturer name Author information Abstract Content 　　The design of electronic p...; feifei Power technology

Gallium nitride substrate production technology and equipment: The lack of gallium nitride substrates is one of the main difficulties hindering nitride research, and it is also the fundamental reason why the progress of gallium nitride light-emitting devices has ...; 兰博 RF/Wirelessly

Vivado generates IP core issues: Vivado has a big project with a bunch of subroutines. When I generate the IP core, only the top-level IP core is generated, and the IP cores of the subroutines below are not generated. Why is this?...; 刘123 FPGA/CPLD

Safety temperature standards for main components of switching power supplies: ...; 木犯001号 Power technology

LabView Notes 1: Three methods based on LabView to implement the water lamp experiment: [i=s] This post was last edited by Mr_Dai on 2018-11-4 19:07 [/i] [b][size=4]LabView Notes 1[/size]: [/b][size=3]Three methods based on LabView to implement the running light experiment[/size] [size=2...; Mr_Dai Innovation Lab

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components