C1632C683K4RAC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> C1632C683K4RAC

C1632C683K4RAC: DescriptionISOLATED C NETWORK, 16V, X7R, 0.068uF, SURFACE MOUNT, CHIP-8, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size777KB，2 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C1632C683K4RAC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	C1632C683K4RAC	-	-	View	Buy Now

C1632C683K4RAC Overview

ISOLATED C NETWORK, 16V, X7R, 0.068uF, SURFACE MOUNT, CHIP-8, CHIP, ROHS COMPLIANT

C1632C683K4RAC Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	KEMET
package instruction	CHIP,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.068 µF
Capacitor type	ARRAY/NETWORK CAPACITOR
JESD-609 code	e3
length	3.2 mm
Manufacturer's serial number	C
Installation features	SURFACE MOUNT
negative tolerance	10%
Network Type	ISOLATED C NETWORK
Number of components	1
Number of functions	4
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
encapsulated code	CHIP
Package shape	RECTANGULAR PACKAGE
positive tolerance	10%
Rated (DC) voltage (URdc)	16 V
Maximum seat height	1.35 mm
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
Terminal pitch	0.8 mm
Terminal shape	WRAPAROUND
width	1.6 mm

Preview

Download Datasheet

View All

CERAMIC CAPACITOR ARRAY

FEATURES

•

Four individual capacitors inside

one 1206 monolithic structure

Saves board and inventory space

One placement instead of four - less costly

•

Easier to handle and solder than 4 smaller chips

Tape and reel per EIA 481-1

RoHS Compliant

CAPACITOR OUTLINE DRAWING

P/2

Ref

BW1

TABLE 1

EIA DIMENSIONS – MILLIMETERS (INCHES)

Size

Code

1632

Length

3.2 (0.126)

0.2 (0.008)

Width

1.6 (.063)

0.2 (.008)

Thickness

T (max.)

0.7 - 1.35

(0.027 - 0.053)

Bandwidth

BW1

Pitch

0.40 (0.016)

0.1 - 0.5

0.8 (0.031)

0.2 (0.008) (0.004 - 0.020)

0.1 (0.004)

Notes:

1. Metric is controlling - English for reference only.

2. Pitch (P) tolerances are non-cumulative along the package.

3. Thickness (T) depends on capacitance.

CERAMIC ARRAY ORDERING INFORMATION

1632

103

END METALLIZATION

C-Standard

(Tin-plated nickel barrier)

FAILURE RATE LEVEL

A- Not Applicable

TEMPERATURE CHARACTERISTIC

Designated by Capacitance

Change Over T

emperature Range

G – C0G (NP0) (±30 PPM/°C)

R – X7R (±15%)

VOLTAGE

5 = 50v; 3 = 25v; 4 = 16v; 8=10v

CERAMIC

EIA SIZE CODE

Ceramic chip array

SPECIFICATION

C - Standard

CAPACITANCE CODE

Expressed in Picofarads (pF)

First two digits represent significant figures.

Third digit specifies number of zeros. (Use 9

for 1.0 thru 9.9pF (Example: 2.2pF = 229

CAPACITANCE TOLERANCE

K –

±10%:

M –

±20%

Standard Tolerances

Contact factory for any special requirements.

Recommended Resources

Solar lighting circuit diagram

Double arm rectifier module parallel circuit

Differential light detection circuit

Stabilized power supply with overvoltage protection circuit diagram

Low cost high power factor electronic ballast circuit diagram

Working circuit diagram of voltage regulator 5a

TI Embedded Live Month - In-depth exploration of new applications of embedded products in industry and automobiles video replay summary!: TI Embedded Live Month - In-depth exploration of new applications of embedded products in industry and automobiles video replay summary!Session 1: Application and deployment of deep learning algorithm...; EEWORLD社区 TI Technology Forum

ROHDE Spectrum Analyzer: Spot Noise can't measure the value. Does anyone know how to set it? :victory:...; 爱陌神 RF/Wirelessly

Fixed-point DSP fractional multiplication and addition calculation: The version is CCS5.5. This version only supports software simulation of the C55 series but not the C54 series. Therefore, I use the TMS320C5510 chip for this experiment. The process of creating a new...; 灞波儿奔 Microcontroller MCU

How to determine the data width in IIR filter design.pdf: How to determine the data width in IIR filter design.pdf...; zxopenljx EE_FPGA Learning Park

How can I reduce the brightness of the four-digit digital tube? If I don't change the program, what hardware should I change?: [i=s]This post was last edited by Shanghai Nono Electric on 2019-5-14 20:39[/i]...; 上海能野电气 51mcu

Compilation error, please help me! ! !: /Renesas/Hew_001/Tools/Renesas/nc30wa/v545r00/INC30/math.h,line 101] Sorry compilation terminated because of these errors in __buildin_fabs()...; wjbland Renesas Electronics MCUs

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components