1210Y0100821FCT datasheet, PDF

1210Y0100821FCT: DescriptionCeramic Capacitor, Multilayer, Ceramic, 10V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00082uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size6MB，102 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

1210Y0100821FCT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	1210Y0100821FCT	-	-	View	Buy Now

Ceramic Capacitor, Multilayer, Ceramic, 10V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00082uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Syfer
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.00082 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 7 Inch
positive tolerance	1%
Rated (DC) voltage (URdc)	10 V
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	2.5 mm

Power supply controller that maintains high efficiency over a wide range of load conditions: This article was first published in the December 2001 issue of "Electronic Design" in the United States. Hong Kong Memec (Asia Pacific) Co., Ltd. obtained permission from the magazine to reprint and t...; zbz0529 Power technology

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

What is the operating system generally used on airplanes?: Aviation software is not mysterious. From the perspective of computer architecture, it is not much different from ordinary computer systems. It is composed of processors, buses, I/O devices, storage d...; 赵玉田 Talking

FPGA Open Course: Zhixin Li Lao's B station live broadcast FPGA training engineer employment course (live class) starts at 9 o'clock every dayhttps://live.bilibili.com/h5/23300129?share_source=wechatZhixin Technology F...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components