September 2001
AS6WA25616
3.0V to 3.6V 256K×16 Intelliwatt™ low-power CMOS SRAM with one chip enable
Features
• AS6WA25616
• Intelliwatt™ active power circuitry
• Industrial and commercial temperature ranges available
• Organization: 262,144 words × 16 bits
• 3.0V to 3.6V at 55 ns
• Low power consumption: ACTIVE
- 144 mW at 3.6V and 55 ns
• 1.5V data retention
• Equal access and cycle times
• Easy memory expansion with CS, OE inputs
• Smallest footprint packages
• ESD protection
≥
2000 volts
• Latch-up current
≥
200 mA
- 48-ball FBGA
- 400-mil 44-pin TSOP 2
• Low power consumption: STANDBY
- 72 µW max at 3.6V
Pin arrangement (top view)
44-pin 400-mil TSOP 2
A4
44
1
A5
A3
A6
43
2
A2
3
A7
42
A1
4
OE
41
A0
5
40
UB
CS
6
39
LB
I/O16
7
38
I/O1
I/O15
I/O2
8
37
I/O14
I/O3
9
36
I/O13
10
I/O4
35
V
CC
V
SS
11
34
V
SS
V
CC
12
33
13
32
I/O5
I/O12
I/O6
14
31
I/O11
I/O7
15
30
I/O10
I/O8
16
29
I/O9
17
WE
28
NC
18
27
A17
A8
19
26
A16
A9
20
25
A10
A15
A14
24
A11
21
A13
23
A12
22
48-CSP Ball-Grid-Array Package
Logic block diagram
A0
A1
A2
A3
A4
A6
A7
A8
A12
A13
I/O1–I/O8
I/O9–I/O16
WE
Row Decoder
V
CC
256K × 16
Array
(4,194,304)
V
SS
I/O
buffer
Control circuit
Column decoder
A5
A9
A10
A11
A14
A15
A16
A17
UB
OE
LB
CS
A
B
C
D
E
F
G
H
1
LB
I/O9
I/O10
V
SS
V
CC
I/O15
I/O16
NC
2
3
OE
A0
UB
A3
I/O11 A5
I/O12 A17
I/O13 NC
I/O14 A14
NC
A12
A8
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CS
I/O2
I/O4
I/O5
I/O6
WE
A11
6
NC
I/O1
I/O3
V
CC
V
SS
I/O7
I/O8
NC
Selection guide
V
CC
Range
Product
AS6WA25616
Min
(V)
3.0
Typ
2
(V)
3.3
Max
(V)
3.6
Speed
(ns)
55
Power Dissipation
Operating (I
CC
)
Max (mA)
2
Standby (I
SB1
)
Max (
µ
A)
20
7/9/02; v.1.3
Alliance Semiconductor
P. 1 of 9
Copyright ©Alliance Semiconductor. All rights reserved.
AS6WA25616
Functional description
The AS6WA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words × 16 bits.
It is designed for memory applications where slow data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 55 ns are ideal for low-power applications. Active high and low chip selects (CS) permit
easy memory expansion with multiple-bank memory systems.
When CS is high, or UB and LB are high, the device enters standby mode: the AS6WA25616 is guaranteed not to exceed 72
µW
power
consumption at 3.6V and 55 ns. The device also returns data when V
CC
is reduced to 1.5V for even lower power consumption.
A write cycle is accomplished by asserting write enable (WE) and chip select (CS) low, and UB and/or LB low. Data on the input pins
I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive I/
O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE), chip select (CS), UB and LB low, with write enable (WE) high. The chip drives
I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, or
(UB) and (LB), output drivers stay in high-impedance mode.
These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and
read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.
All chip inputs and outputs are CMOS-compatible, and operation is from a single 3.0 to 3.6V supply. Device is available in the JEDEC standard
400-mm, TSOP 2, and 48-ball FBGA packages.
Absolute maximum ratings
Parameter
Voltage on V
CC
relative to V
SS
Voltage on any I/O pin relative to GND
Power dissipation
Storage temperature (plastic)
Temperature with V
CC
applied
DC output current (low)
Device
Symbol
V
tIN
V
tI/O
P
D
T
stg
T
bias
I
OUT
Min
–0.5
–0.5
–
–65
–55
–
1.0
+150
+125
20
Max
V
CC
+ 0.5
Unit
V
V
W
°
C
°
C
mA
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect reliability.
Truth table
CS
H
L
L
L
WE
X
X
H
H
OE
X
X
H
L
LB
X
H
X
L
H
L
L
L
L
X
H
L
Key: X = Don’t care, L = Low, H = High.
UB
X
H
X
H
L
L
H
L
L
Supply
Current
I
SB
I
CC
I
CC
I/O1–I/O8 I/O9–I/O16
High Z
High Z
D
OUT
High Z
D
OUT
D
IN
High Z
High Z
High Z
D
OUT
D
OUT
High Z
D
IN
D
IN
Mode
Standby (I
SB
)
Output disable (I
CC
)
Read (I
CC
)
I
CC
High Z
D
IN
Write (I
CC
)
7/9/02; v.1.3
Alliance Semiconductor
P. 2 of 9
AS6WA25616
Read cycle (over the operating range)
Parameter
Read cycle time
Address access time
Chip select (CS) access time
Output enable (OE) access time
Output hold from address change
CS low to output in low Z
CS high to output in high Z
OE low to output in low Z
UB/LB access time
UB/LB low to low Z
UB/LB high to high Z
OE high to output in high Z
Power up time
Power down time
Shaded areas indicate preliminary information.
Symbol
t
RC
t
AA
t
ACS
t
OE
t
OH
t
CLZ
t
CHZ
t
OLZ
t
BA
t
BLZ
t
BHZ
t
OHZ
t
PU
t
PD
Min
55
–
–
–
10
10
0
5
–
10
0
0
0
–
Max
–
55
55
25
–
–
20
–
55
–
20
20
–
55
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
3
3
5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
Key to switching waveforms
Rising input
Falling input
Undefined/don’t care
Read waveform 1 (address controlled)
t
RC
Address
t
OH
D
OUT
Previous data valid
t
AA
Data valid
t
OH
Read waveform 2 (CS, OE, UB, LB controlled)
t
RC
Address
t
AA
OE
t
OLZ
CS
t
LZ
LB, UB
t
BLZ
D
OUT
t
BA
Data valid
t
BHZ
t
ACS
t
OHZ
t
HZ
t
OE
t
OH
7/9/02; v.1.3
Alliance Semiconductor
P. 4 of 9
AS6WA25616
Write cycle (over the operating range)
.
Parameter
Write cycle time
Chip select to write end
Address setup to write end
Address setup time
Write pulse width
Write recovery time
Address hold from end of write
Data valid to write end
Data hold time
Write enable to output in high Z
Output active from write end
UB/LB low to end of write
Symbol
t
WC
t
CW
t
AW
t
AS
t
WP
t
WR
t
AH
t
DW
t
DH
t
WZ
t
OW
t
BW
Min
55
40
40
0
35
0
0
25
0
0
5
35
Max
–
–
–
–
–
–
–
–
–
20
–
–
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4, 5
4, 5
4, 5
12
12
Notes
Write waveform 1 (WE controlled)
t
WC
Address
t
CW
CS
t
BW
LB, UB
t
AS
WE
t
DW
D
IN
D
OUT
Data undefined
t
WZ
Data valid
t
OW
High Z
t
DH
t
AW
t
WP
t
AH
t
WR
Write waveform 2 (CS controlled)
t
WC
Address
t
AS
CS
t
AW
t
BW
LB, UB
t
WP
WE
t
DW
D
IN
D
OUT
t
CLZ
High Z
t
WZ
Data undefined
Data valid
t
OW
High Z
t
DH
t
CW
t
AH
t
WR
7/9/02; v.1.3
Alliance Semiconductor
P. 5 of 9
京公网安备 11010802033920号
EEWORLD
