EEWORLDEEWORLDEEWORLD

Part Number

Search

A32200DX-1CQ256B

Description
Field Programmable Gate Array, 132MHz, 2414-Cell, CMOS, CQFP256,
CategoryProgrammable logic devices    Programmable logic   
File Size4MB,84 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A32200DX-1CQ256B Overview

Field Programmable Gate Array, 132MHz, 2414-Cell, CMOS, CQFP256,

A32200DX-1CQ256B Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
Reach Compliance Codecompliant
maximum clock frequency132 MHz
JESD-30 codeS-XQFP-F256
Number of entries202
Number of logical units2414
Output times202
Number of terminals256
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC
encapsulated codeGQFF
Encapsulate equivalent codeTPAK256,3SQ,20
Package shapeSQUARE
Package formFLATPACK, GUARD RING
power supply5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch0.5 mm
Terminal locationQUAD
Discontinued – v3.0
v3.0
Integrator Series FPGAs:
1200XL and 3200DX Families
F ea t u re s
H ig h C a p ac it y
G e n e ra l D es c ri p t i o n
2,500 to 30,000 Logic Gates
Up to 3Kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 250 User-Programmable I/O Pins
225 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
H ig h P e r f o r m a nc e
Actel’s Integrator Series FPGAs are the first programmable
logic devices optimized for high-speed system logic
integration. Based on Actel’s proprietary antifuse
technology and 0.6-micron double metal CMOS process,
Integrator Series devices offer a fine-grained, register-rich
architecture with embedded dual-port SRAM and
wide-decode circuitry.
Integrator Series’ 3200DX and 1200XL families were
designed to integrate system logic which is typically
implemented in multiple CPLDs, PALs, and FPGAs. These
devices provide the features and performance required for
today’s complex, high-speed digital logic systems. The
3200DX family offers fast dual-port SRAM for implementing
FIFOs, LIFOs, and temporary data storage. The large
number of storage elements can efficiently address
applications requiring wide datapath manipulation and
transformation functions such as telecommunications,
networking, and DSP.
E a s e - of -I n t e g r a t i o n
• Synthesis-Friendly Architecture Supports ASIC Design
Methodologies.
• 95–100% Device Utilization using Automatic
Place-and-Route Tools.
• Deterministic, User-Controllable Timing Via Timing
Driven Software Tools with Up To 100% Pin Fixing.
• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing.
In t eg r a to r S e ri e s P ro d u ct P r of i l e F a m i l y
1200XL
Device
A1225XL
2,500
N/A
231
220
N/A
N/A
231
2
83
No
A1240XL
4,000
N/A
348
336
N/A
N/A
348
2
104
No
A1280XL
8,000
N/A
624
608
N/A
N/A
624
2
140
No
3200DX
A3265DX
6,500
N/A
510
475
20
N/A
510
2
126
No
PL84
PQ100
PQ160
TQ176
A32100DX
10,000
2,048
700
662
20
8
700
6
152
Yes
PL84
PQ160
PQ208
TQ176
CQ84
A32140DX
14,000
N/A
954
912
24
N/A
954
2
176
Yes
PL84
PQ160
PQ208
TQ176
CQ256
A32200DX
20,000
2,560
1,230
1,184
24
10
1,230
6
202
Yes
PQ208
RQ208
RQ240
CQ208
CQ256
A32300DX
30,000
3,072
1,888
1,833
28
12
1,888
6
250
Yes
RQ208
RQ240
CQ256
Capacity
Logic Gates
1
SRAM Bits
Sequential
Combinatorial
Decode
Logic Modules
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Clocks
User I/O
(Maximum)
JTAG
Packages
PL84
PQ100
VQ100
PG100
PL84 PQ100
PQ144
TQ176
PG132
PL84
PQ160 PQ208
TQ176
PG176 CQ172
Note:
Logic gate capacity does not include SRAM bits as logic.
February 2001
1
© 2001 Actel Corporation
Send a WDS configuration software for SI4463
Send a SI4463 WDS configuration software (since the file is larger than 15M, it needs to be divided into 3 packages)...
gdgn526345 RF/Wirelessly
AD637
AD637...
feifei Embedded System
Magic online translation
...
littleshrimp Talking
EEWORLD University ---- HVI training series
HVI training series : https://training.eeworld.com.cn/course/5174...
hi5 Talking
There is a difference between the MSP430FR2111 official website routine and the actual running results
In the example program officially provided by TI, there is this msp430fr211x_lpm3_5_01.c program about LPM3. According to the prompt of this program: (Just the dry stuff, the rest is omitted) // First...
yl20084784 Microcontroller MCU
"Clock Termination" to Easily Solve Signal Attenuation
The traces on the printed circuit board and the output termination are two major sources of signal attenuation. Clock signal attenuation will increase jitter. In order to avoid the adverse effects of ...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号