NANDCAW4N1CZBC5E datasheet, PDF

Datasheet> All Categories > storage> storage> NANDCAW4N1CZBC5E

NANDCAW4N1CZBC5E: DescriptionMemory Circuit, Flash+SDRAM, PBGA137; Categorystorage storage; File Size1MB，52 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

NANDCAW4N1CZBC5E Overview

Memory Circuit, Flash+SDRAM, PBGA137

NANDCAW4N1CZBC5E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Micron Technology
package instruction	FBGA, BGA137,10X15,32
Reach Compliance Code	compliant
JESD-30 code	R-PBGA-B137
Memory IC Type	MEMORY CIRCUIT
Mixed memory types	FLASH+SDRAM
Number of terminals	137
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Package body material	PLASTIC/EPOXY
encapsulated code	FBGA
Encapsulate equivalent code	BGA137,10X15,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, FINE PITCH
power supply	2.5/3.6 V
Certification status	Not Qualified
surface mount	YES
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM

Preview

Download Datasheet

View All

NANDxxxxNx

Large page NAND flash memory and

low power SDRAM, 1.8/2.6 V MCP and PoP

Features

FBGA

MCP (multichip package) and PoP (package

on package)

– NAND flash memory

– 1-, 2-, 4-, 2x2-Gbit large page size NAND

flash memory

– 256-, 512-, 2x512-, 128+256/512-Mbit or

1-Gbit (x16/x32) SDR/DDR LPSDRAM

Temperature range: -30 up to 85 °C

Supply voltage

– NAND flash: V

DDF

= 1.7-1.95 V or 2.5-3.6 V

– LPSDRAM: V

DDD

= V

DDQD

= 1.7-1.95 V

Electronic signature

ECOPACK

packages

TFBGA107 10.5 × 13 × 1.2 mm

TFBGA137 10.5 x 13 x 1.2 mm

LFBGA137 10.5 x 13 x 1.4 mm

TFBGA149 10 × 13.5 × 1.2 mm

VFBGA160 15 x 15 x 1 mm

FBGA

VFBGA152 14 x 14 x 0.9 mm

TFBGA152 14×14 × 1.1 mm

TFBGA152 14 × 14 × 1.2 mm

TFBGA128 12 x 12 x 1.1 mm

Flash memory

Single or double data rate LPSDRAM

Nand interface

– x8 or x16 bus width

– Multiplexed address/data

Page size

– x8 device: (2048 + 64 spare) bytes

– x16 device: (1024 + 32 spare) words

Block size

– x8 device: (128K + 4K spare) bytes

– x16 device: (64K + 2K spare) words

Page read/program

– Random access: 25 µs (max)

– Sequential access: 25/30 ns (min)

– Page program time: 200 µs (typ)

Copy back program mode

Fast block erase: 1.5/2 ms (typ)

Chip Enable ‘don’t care’

Status register

Data integrity

– 100 000 program/erase cycles

– 10 years data retention

Interface: x16/32 bus width

Deep power-down mode

1.8 V LVCMOS interface

Quad internal banks controlled by BA0, BA1

Wrap sequence: sequential/interleaved

Automatic and controlled precharge

Auto refresh and self refresh

– 8192 or 4096 (for 128 Mbits) refresh

cycles/64 ms

– Programmable partial array self refresh

– Auto temperature compensated self refresh

Device summary

NANDxxxxNx

NANDA8R3N0

NANDA9WxN1

NANDBAR4Nx

NANDB9R4Nx

NANDCAW4N1

NANDD3R4N5

NANDA9R3Nx

NANDB0R3N0

NANDB1R3N0

NANDC9R4N0

NANDCBR4N3

NANDDBR3N5

Table 1.

NANDA0R3N0

NANDA9R4Nx

NANDBAR3Nx

NANDB9R3N0

NANDBAW4N1

NANDC3R4N5

October 2008

Rev 12

1/52

www.numonyx.com

Contents

NANDxxxxNx

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

2.13

2.14

2.15

2.16

2.17

2.18

2.19

2.20

2.21

2.22

2.23

2.24

2.25

2.26

Flash memory inputs/outputs (I/O0-I/O7) . . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory inputs/outputs (I/O8-I/O15) . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Chip Enable (E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Write Enable (W

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Ready/Busy (RB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory V

DDF

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

LPSDRAM Address inputs (A0-Ax) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

LPSDRAM Bank Select Address inputs (BA0-BA1) . . . . . . . . . . . . . . . . . 26

LPSDRAM Data inputs/outputs (DQ0-DQ31) . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Chip Select (E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Column Address Strobe (CAS) . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Row Address Strobe (RAS) . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Write Enable (W

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Clock Input (K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Clock Input (K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM Clock Enable (KE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM lower/upper data input/output mask (DQM0 to DQM3) . . . . . 28

DQS0 to DQS3 input/outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Lower/Upper Data Read/Write Strobe input/output (LDQS, UDQS) . . . . 28

LPSDRAM V

DDD

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM V

DDQD

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

2.26.1

2.26.2

NANDxxxxNx devices delivered in TFBGA107/137/149 packages . . . . 29

NANDxxxxNx delivered in TFBGA128/152 and VFBGA160 packages . 29

2/52

List of tables

NANDxxxxNx

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Product list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

TFBGA107 10.5 × 13 mm - 10 × 14 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

TFBGA128 - 2-row perimeter matrix 2R18 × 18, 12 × 12 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

TFBGA137 10.5 x 13 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

LFBGA137 10.5 x 13 x 1.4 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

TFBGA149 10 × 13.5 mm - 12 × 16 active ball array, 0.80 mm pitch, mechanical data. . . 43

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 1.1 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 0.9 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 × 14 x 1.2 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

VFBGA160 15 × 15 x 1 mm, 0.65 mm pitch, mechanical data . . . . . . . . . . . . . . . . . . . . . . 47

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

4/52

NANDxxxxNx

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Block diagram for TFBGA107, TFBGA137, and TFBGA149 packages . . . . . . . . . . . . . . . 11

Block diagram for LFBGA137 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Block diagram for TFBGA128, TFBGA152 (NANDA8R3N0, NANDA9R3N0,

NANDBAR3N, NANDB9R3N0), VFBGA152, and VFBGA160 packages . . . . . . . . . . . . . 13

Block diagram for TFBGA152 package (NANDBAR3N0, NANDB0R3N0,

NANDB1R3N0, NANDA0R3N0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

TFBGA107 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

TFBGA128 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

TFBGA137 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

LFBGA137 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

TFBGA149 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

TFBGA152 connections - NANDA8R3N0, NANDA9R3N0, NANDB9R3N0

(top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

TFBGA152 connections - NANDBAR3N0, NANDB0R3N0, NANDB1R3N0,

NANDA0R3N0 (top view through package). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

TFBGA152 (NANDBAR3N1) and VFBGA152 (NANDBAR4N5) connections -

(top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

VFBGA160 connections - NANDBAR4N2 (top view through package) . . . . . . . . . . . . . . . 24

Functional block diagram for TFBGA107, TFBGA137, TFBGA149

packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Functional block diagram for LFBGA137 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Functional block diagram for TFBGA128 (NANDA9R3N0, NANDB9R3N0),

TFBGA152 (NANDA8R3N0, NANDA9R3N0, NANDBAR3N1,

NANDB9R3N0), VFBGA152 (NANDBAR4N5), and VFBGA160 packages. . . . . . . . . . . . 33

Functional block diagram for TFBGA152 (NANDBAR3N0, NANDB0R3N0,

NANDB1R3N0, NANDA0R3N0) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Functional block diagram for TFBGA128 (NANDBAR3N6) package . . . . . . . . . . . . . . . . . 35

TFBGA107 10.5 × 13 mm - 10 × 14 active ball array, 0.80 mm pitch, package outline . . . 37

TFBGA128 - 2-row perimeter matrix 2R18 × 18, 12 × 12 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

TFBGA137 10.5 x 13 x 1.2 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

LFBGA137 10.5 x 13 x 1.4 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

TFBGA149 10 × 13.5 mm - 12 × 16 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 1.1 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

VFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 0.9 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 × 14 x 1.2 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

VFBGA160 15 × 15 x 1 mm, 0.65 mm pitch, package outline . . . . . . . . . . . . . . . . . . . . . . 47

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

5/52

Recommended Resources

AM modulation signal injection method

Circuit structure of audio DA converter

HT-1503A/1504/1505 circuit

Steering and speed control circuit of series motor

Bus driver circuit diagram with maximum power swing

Sequential timing controller circuit diagram

New courses are online at the beginning of the school year! Learn the latest TI training courses and win gifts: [size=4][b]Students, TI training has a new course! [/b][/size] [size=3][backcolor=yellow]2019.3.1 – 3.31[/backcolor][/size][size=3], anyone who watches the latest TI training course and takes a screen...; EE大学堂 TI Technology Forum

This week's highlights: [b][font=微软雅黑][size=4][url=https://e2echina.ti.com/blogs_/b/behindthewheel/archive/2018/06/25/ti-dlp-q-amp-a]TI DLP Technology’s Innovative Applications in the Automotive Industry – Enhanced Head-Up D...; 橙色凯 TI Technology Forum

When encountering refurbished chips again, how to identify new and old chips?: Having been cheated countless times has given me a keen eye, and I can tell whether a refurbished chip is real or fake as soon as I get it. This is the DS90C124 I bought from Taobao. The seller descri...; littleshrimp Integrated technical exchanges

Brushless motor MOS: Hi experts, I am looking for a 600V 5A TO-252 package MOS with an internal resistance of about 300 mA. Do you have any recommendations? Imported ones are preferred. Welcome to leave a message to help....; lingliao Motor Drive Control（Motor Control）

[Routine experience of Flathead RVB2601 development board] Part 1: Download the example program successfully, sharing experience!: 1. Introduction I had just received the board and set up the development environment, but was stuck at the step of downloading the program. I felt that there were some problems when installing the dev...; w494143467 XuanTie RISC-V Activity Zone

Request CKS32F103 information: 1. Official routine 2.keli driver...; zhang520 ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components