EEWORLDEEWORLDEEWORLD

Part Number

Search

PCX7457MGU666LC

Description
RISC Microprocessor, 32-Bit, 666MHz, CMOS, CBGA483
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size667KB,64 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

PCX7457MGU666LC Overview

RISC Microprocessor, 32-Bit, 666MHz, CMOS, CBGA483

PCX7457MGU666LC Parametric

Parameter NameAttribute value
MakerMicrochip
package instruction29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresALSO REQUIRES 1.8V OR 2.5V SUPPLY
Address bus width36
bit size32
boundary scanYES
maximum clock frequency167 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-B483
length29 mm
low power modeYES
Number of terminals483
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum seat height3.2 mm
speed666 MHz
Maximum supply voltage1.35 V
Minimum supply voltage1.25 V
Nominal supply voltage1.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width29 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Features
3000 Dhrystone 2.1 MIPS at 1.3 GHz
Selectable Bus Clock (30 CPU Bus Dividers up to 28x)
13 Selectable Core-to-L3 Frequency Divisors
Selectable MPx/60x Interface Voltage (1.8V, 2.5V)
Selectable L3 Interface of 1.8V or 2.5V
P
D
Typical 12.6W at 1 GHz at V
DD
= 1.3V; 8.3W at 1 GHz at V
DD
= 1.1V, Full Operating
Conditions
Nap, Doze and Sleep Modes for Power Saving
Superscalar (Four Instructions Fetched Per Clock Cycle)
4 GB Direct Addressing Range
Virtual Memory: 4 Hexabytes (2
52
)
64-bit Data and 36-bit Address Bus Interface
Integrated L1: 36 KB Instruction and 32 KB Data Cache
Integrated L2: 512 KB
11 Independent Execution Units and Three Register Files
Write-back and Write-through Operations
f
INT
Max = 1 GHz (1.2 GHz to be Confirmed)
f
BUS
Max = 133 MHz/166 MHz
PowerPC
®
7447/7457
PC7447/57
Preliminary
Description
This document is primarily concerned with the PowerPC PC7457; however, unless
otherwise noted, all information here also applies to the PC7447. The PC7457 and
PC7447 are implementations of the PowerPC microprocessor family of reduced
instruction set computer (RISC) microprocessors. This document describes pertinent
electrical and physical characteristics of the PC7457.
The PC7457 is the fourth implementation of the fourth generation (G4) microproces-
sors from Freescale. The PC7457 implements the full PowerPC 32-bit architecture
and is targeted at networking and computing systems applications. The PC7457 con-
sists of a processor core, a 512 Kbyte L2, and an internal L3 tag and controller which
support a glueless backside L3 cache through a dedicated high-bandwidth interface.
The PC7447 is identical to the PC7457 except it does not support the L3 cache
interface.
The core is a high-performance superscalar design supporting a double-precision
floating-point unit and a SIMD multimedia unit. The memory storage subsystem sup-
ports the MPX bus interface to main memory and other system resources. The L3
interface supports 1, 2, or 4M bytes of external SRAM for L3 cache and/or private
memory data. For systems implementing 4M bytes of SRAM, a maximum of 2M bytes
may be used as cache; the remaining 2M bytes must be private memory.
Note that the PC7457 is a footprint-compatible, drop-in replacement in a PC7455
application if the core power supply is 1.3V.
Rev. 5345C–HIREL–07/05
[GD32L233C-START Review] 8. Get MCU 96-bit unique ID, SRAM, FLASH size
[i=s]This post was last edited by freeelectron on 2022-2-7 12:53[/i]Related articles: [GD32L233C-START Review] 1. GD32L233C-START with obvious advantages and disadvantages (unboxing) [GD32L233C-START ...
freeelectron GD32 MCU
Switching Power Supply Interest Group Task 09
Question 08  1. This article says that in the full-bridge circuit of Figure (05), Q1 and Q4 are turned on and off at the same time, and Q2 and Q3 are turned on and off at the same time. If Q1 and Q4 h...
maychang Switching Power Supply Study Group
Personal understanding of DSP_28335's interrupt PIE system
[i=s]This post was last edited by 灞波儿奔 on 2019-2-16 22:03[/i] [size=4][color=#000000][backcolor=white]I have studied DSP_TMS320F28335 for a long time and used it many times. Every time I used it, I fo...
灞波儿奔 DSP and ARM Processors
Differences between JTAG, SBW, and BSL interfaces of MSP430 programmer emulator
For MSP430, simulation and programming can generally be done through the JTAG, SBW, and BSL interfaces. JTAG and SBW interfaces can be used for simulation, but BSL interfaces cannot be used for simula...
火辣西米秀 Microcontroller MCU
i.MX6ULL development board thread synchronization POSIX unnamed semaphore
To ensure that each thread has valid access to the same resource, for example, if a thread wants to read data from a shared resource, and these resources are being modified by other threads, then the ...
遥寄山川 ARM Technology
AD9 usage issues
After AD9 changes the component number in the schematic diagram and updates the PCB, the component with the changed number will move to the lower right corner of the boardshape by itself. How can I ke...
呜呼哀哉 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号