EEWORLDEEWORLDEEWORLD

Part Number

Search

0230.500HXSW

Description
TIME LAG BLOW ELECTRIC FUSE, 0.25A, 250VAC, 125VDC, 35A (IR), INLINE/HOLDER
CategoryCircuit protection   
File Size152KB,6 Pages
ManufacturerLittelfuse
Websitehttp://www.littelfuse.com
Download Datasheet Parametric View All

0230.500HXSW Overview

TIME LAG BLOW ELECTRIC FUSE, 0.25A, 250VAC, 125VDC, 35A (IR), INLINE/HOLDER

0230.500HXSW Parametric

Parameter NameAttribute value
Rated voltage (AC)250 V
Rated voltage (DC)125 V
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Processing package descriptionROHS COMPLAINT
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
Rated current0.2500 A
terminal coatingMATTE Tin
Installation featuresINLINE/HOLDER
Manufacturer Series0229
high14.48 mm
length or diameter4.5 mm
Terminal shapeEND CAP
Built-in functionsINDICATOR
Electric fuseElectric fuse
Rated joule integral0.2160 J
Fusing characteristicsTimeLAG
Rated breaking capacity35 V
Axial Lead & Cartridge Fuses
2AG > Time Lag > 229/230 Series
229/230 Series
Lead-Free 2AG, Slo-Blo
®
Fuse and Indicating Slo-Blo
®
Fuse
Description
®
PS
E
®
®
Agency Approvals
Agency
Agency File Number
Ampere Range
Features
E10480
LR 29862
E10480
PS
E
250mA - 3.5A
250mA - 7A
4A - 7A
1A - 7A
250mA - 7A
NBK210405 -
E10480D/F/G/H
Applications
Electrical Characteristics for Series
% of Ampere
Rating
100%
135%
200%
© 2009 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/series/229.html
or /230.html for current information.
259
Revised: November 17, 2010
229/230 Series
229/230 Series
Opening Time
[Sipeed LicheeRV 86 Panel Review] 11- Audio Recording and Playback Test
1 ALSA audio tools under Linux ALSA (Advanced Linux Sound Architecture) is the mainstream audio structure on Linux https://www.alsa-project.org/wiki/Main_PageCommonly used ALSA tools include:arecord: ...
DDZZ669 Domestic Chip Exchange
Reduce the allegro brd layout file version from 17.2 to 16.6
[i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...
yepeda PCB Design
UWB Market Outlook
In his latest report, "Ultra Wideband Market Analysis 2021", Giorgio Zanella, a market analyst at Techno Systems Research, said that the current UWB (ultra wideband) market we often discuss consists o...
兰博 RF/Wirelessly
FPGA Design Rules
...
至芯科技FPGA大牛 FPGA/CPLD
Can single-threaded applications develop asynchronous tasks? How does the ACE JS framework do it?
HarmonyOS 2 provides two application development languages: Java and JS. Java threading allows multiple tasks to run in parallel and fully utilize hardware resources to develop high-performance applic...
world开发 Creative Market
Protel/AD design software removes text
In some PCB designs, the silk screen characters do not need to be printed on the circuit board. For this design requirement, the following two solutions can be used to solve it:1. Provide the gerber f...
szjlcw PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号